DS90UB925Q-Q1 Datasheet, PDF (27/51 Pages) Texas Instruments – 5 to 85 MHz 24-Bit Color FPD-Link III Serializer With Bidirectional Control Channel

www.ti.com
DS90UB925Q-Q1
SNLS407D – APRIL 2012 – REVISED OCTOBER 2014
To communicate with a remote device, the host controller (master) sends the slave address and listens for a
response from the slave. This response is referred to as an acknowledge bit (ACK). If a slave on the bus is
addressed correctly, it Acknowledges (ACKs) the master by driving the SDA bus low. If the address doesn't
match a device's slave address, it Not-acknowledges (NACKs) the master by letting SDA be pulled High. ACKs
also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs after
every data byte is successfully received. When the master is reading data, the master ACKs after every data
byte is received to let the slave know it wants to receive another data byte. When the master wants to stop
reading, it NACKs after the last data byte and creates a stop condition on the bus. All communication on the bus
begins with either a Start condition or a Repeated Start condition. All communication on the bus ends with a Stop
condition. A READ is shown in Figure 21 and a WRITE is shown in Figure 22.
If the Serial Bus is not required, the three pins may be left open (NC).
Slave Address
Register Address
S
A
2
A
1
A
0
a
0
c
k
a
c
k
S
Slave Address
a
AA
21
A
0
1
c
k
Data
a
c
k
P
Figure 21. Serial Control Bus — Read
Slave Address
Register Address
S
A
2
A
1
A
0
a
0
c
k
a
c
k
Data
a
c
k
P
Figure 22. Serial Control Bus — Write
7.6 Register Maps
ADD
(dec)
0
1
ADD
(hex)
REGISTER
NAME
0x00 I2C Device ID
0x01 Reset
Table 6. Serial Control Bus Registers
BIT(S)
7:1
0
7
6:2
1
0
REGIST
ER
TYPE
RW
RW
RW
RW
RW
DEFAULT
(hex)
FUNCTION
DESCRIPTION
0x00
Device ID 7–bit address of Serializer
ID Setting
I2C ID Setting
1: Register I2C Device ID (Overrides IDx pin)
0: Device ID is from IDx pin
Remote
Auto Power
Down
Remote Auto Power Down
1: Power down when no Bidirectional Control Channel
link is detected
0: Do not power down when no Bidirectional Control
Channel link is detected
Reserved
Digital
RESET1
Reset the entire digital block including registers
This bit is self-clearing.
1: Reset
0: Normal operation
Digital
RESET0
Reset the entire digital block except registers
This bit is self-clearing
1: Reset
0: Normal operation
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: DS90UB925Q-Q1
Submit Documentation Feedback
27