DS90UR124Q_14 Datasheet, PDF (24/36 Pages) Texas Instruments – MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset

DS90UR124Q, DS90UR241Q
SNLS231N – SEPTEMBER 2006 – REVISED MARCH 2013
www.ti.com
TRANSMISSION MEDIA
The Serializer and Deserializer are to be used in point-to-point configuration, through a PCB trace, or through
twisted pair cable. In a point-to-point configuration, the transmission media needs be terminated at both ends of
the transmitter and receiver pair. Interconnect for LVDS typically has a differential impedance of 100 Ohms. Use
cables and connectors that have matched differential impedance to minimize impedance discontinuities. In most
applications that involve cables, the transmission distance will be determined on data rates involved, acceptable
bit error rate and transmission medium.
The resulting signal quality at the receiving end of the transmission media may be assessed by monitoring the
differential eye opening of the serial data stream. The Receiver Input Tolerance and Differential Threshold
Voltage specifications define the acceptable data eye opening. A differential probe should be used to measure
across the termination resistor at the DS90UR124 inputs. Figure 21 illustrates the eye opening and relationship
to the Receiver Input Tolerance and Differential Threshold Voltage specifications
Ideal Data Bit
Beginning
Minimum Eye
Width
Ideal Data Bit
End
RxIN_TOL -L
• VTH - VTL
RxIN_TOL -R
t_BIT
(1UI)
Figure 21. Receiver Input Eye Opening
LIVE LINK INSERTION
The Serializer and Deserializer devices support live pluggable applications. The automatic receiver lock to
random data “plug & go” hot insertion capability allows the DS90UR124 to attain lock to the active data stream
during a live insertion event.
24
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DS90UR124Q DS90UR241Q