CD00253742 Datasheet, PDF (71/120 Pages) STMicroelectronics – XL-density performance line ARM-based 32-bit MCU

STM32F103xF, STM32F103xG
Electrical characteristics
Figure 28. Synchronous non-multiplexed NOR/PSRAM read timings
TW#,+
&3-#?#,+
TD#,+, .%X,
&3-#?.%X
TD#,+, .!$6,
&3-#?.!$6
&3-#?!;=
TW#,+
$ATALATENCY
TD#,+, .!$6(
TD#,+, !6
"53452.
TD#,+, .%X(
TD#,+, !)6
&3-#?./%
&3-#?$;=
&3-#?.7!)4
7!)4#&'B7!)40/,B
&3-#?.7!)4
7!)4#&'B7!)40/,B
TD#,+, ./%,
TD#,+, ./%(
TSU$6 #,+(
TSU.7!)46 #,+(
TH#,+( $6
TSU$6 #,+(
TH#,+( $6
$
$
$
TH#,+( .7!)46
TSU.7!)46 #,+(
T _{H#,+( .7!)46}
TSU.7!)46 #,+(
TH#,+( .7!)46
AIG
Table 38. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾
Symbol
Parameter
Min
Max Unit
t_w(CLK)
t_d(CLKL-NExL)
t_d(CLKL-NExH)
t_{d(CLKL-NADVL)}
t_{d(CLKL-NADVH)}
t_d(CLKL-AV)
t_d(CLKL-AIV)
t_d(CLKL-NOEL)
t_d(CLKL-NOEH)
t_su(DV-CLKH)
t_h(CLKH-DV)
1. C_L = 15 pF.
FSMC_CLK period
FSMC_CLK low to FSMC_NEx low (x = 0...2)
FSMC_CLK low to FSMC_NEx high (x = 0...2)
FSMC_CLK low to FSMC_NADV low
FSMC_CLK low to FSMC_NADV high
FSMC_CLK low to FSMC_Ax valid (x = 0...25)
FSMC_CLK low to FSMC_Ax invalid (x = 0...25)
FSMC_CLK low to FSMC_NOE low
FSMC_CLK low to FSMC_NOE high
FSMC_D[15:0] valid data before FSMC_CLK high
FSMC_D[15:0] valid data after FSMC_CLK high
27.6
-
2
-
1
-
2
-
1.5
3.5
0
-
ns
1.5
ns
-
ns
0.5
ns
-
ns
0
ns
-
ns
t_HCLK + 1 ns
-
ns
-
ns
-
ns
Doc ID 16554 Rev 3
71/120