CD00191174 Datasheet, PDF (68/112 Pages) STMicroelectronics – High-density access line, ARM-based 32-bit MCU

Electrical characteristics
STM32F101xC, STM32F101xD, STM32F101xE
Figure 28. Synchronous non-multiplexed PSRAM write timings
TW#,+
&3-#?#,+
TD#,+, .%X,
&3-#?.%X
TW#,+
$ATALATENCY
TD#,+, .!$6,
&3-#?.!$6
TD#,+, .!$6(
&3-#?!;=
&3-#?.7%
TD#,+, !6
TD#,+, .7%,
&3-#?$;=
TD#,+, $ATA
$
"53452.
TD#,+, .%X(
TD#,+, !)6
TD#,+, .7%(
TD#,+, $ATA
$
&3-#?.7!)4
7!)4#&'B7!)40/,B
&3-#?.",
TSU.7!)46 #,+(
TD#,+, .",(
TH#,+( .7!)46
AIH
Table 38. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾
Symbol
Parameter
Min
t_w(CLK)
FSMC_CLK period
t_d(CLKL-NExL)
FSMC_CLK low to FSMC_NEx low (x = 0...2)
t_d(CLKL-NExH)
FSMC_CLK low to FSMC_NEx high (x = 0...2)
t_{d(CLKL-NADVL)} FSMC_CLK low to FSMC_NADV low
t_{d(CLKL-NADVH)} FSMC_CLK low to FSMC_NADV high
t_d(CLKL-AV)
FSMC_CLK low to FSMC_Ax valid (x = 16...25)
t_d(CLKL-AIV)
FSMC_CLK low to FSMC_Ax invalid (x = 16...25)
t_d(CLKL-NWEL)
FSMC_CLK low to FSMC_NWE low
t_d(CLKL-NWEH) FSMC_CLK low to FSMC_NWE high
t_d(CLKL-Data)
FSMC_D[15:0] valid data after FSMC_CLK low
t_{su(NWAITV-CLKH)} FSMC_NWAIT valid before FSMC_CLK high
t_{h(CLKH-NWAITV)} FSMC_NWAIT valid after FSMC_CLK high
t_d(CLKL-NBLH)
FSMC_CLK low to FSMC_NBL high
1. C_L = 15 pF.
2. Based on characterization, not tested in production.
55.5
2
5
2
1
7
2
1
Max Unit
ns
2
ns
ns
4
ns
ns
0
ns
ns
1
ns
ns
6
ns
ns
ns
ns
68/112
Doc ID 14610 Rev 8