English
Language : 

CD00237391 Datasheet, PDF (50/177 Pages) STMicroelectronics – ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/128+4KB RAM
Pinouts and pin description
STM32F20xxx
Table 6. STM32F20x pin and ball definitions (continued)
Pins
Pin name
Main
function(3)
(after reset)
Alternate functions
Other
functions
- - - - 173 D4
- - - - 174 C4
- - - - 175 C3
- - - - 176 C2
- C8 - - - -
PI4
PI5
PI6
PI7
IRROFF
I/O FT
PI4
I/O FT
PI5
I/O FT
PI6
I/O FT
PI7
I/O
IRROFF
TIM8_BKIN / DCMI_D5/
EVENTOUT
TIM8_CH1 /
DCMI_VSYNC/
EVENTOUT
TIM8_CH2 / DCMI_D6/
EVENTOUT
TIM8_CH3 / DCMI_D7/
EVENTOUT
1. I = input, O = output, S = supply, HiZ = high impedance.
2. FT = 5 V tolerant; TT = 3.6 V tolerant.
3. Function availability depends on the chosen device.
4. PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current
(3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: the speed should not exceed 2 MHz with a
maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).
5. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after
reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC
register description sections in the STM32F20x and STM32F21x reference manual, available from the STMicroelectronics
website: www.st.com.
6. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
7. If the device is delivered in an UFBGA176 package and if the REGOFF pin is set to VDD (Regulator OFF), then PA0 is used
as an internal Reset (active low).
8. FSMC_NL pin is also named FSMC_NADV on memory devices.
9. RFU means “reserved for future use”. This pin can be tied to VDD,VSS or left unconnected.
Table 7. FSMC pin definition
Pins
FSMC
CF
NOR/PSRAM/S
RAM
NOR/PSRAM Mux
NAND 16 bit
LQFP100
PE2
A23
A23
Yes
PE3
A19
A19
Yes
PE4
A20
A20
Yes
PE5
A21
A21
Yes
PE6
A22
A22
Yes
PF0
A0
A0
-
PF1
A1
A1
-
PF2
A2
A2
-
PF3
A3
A3
-
50/177
Doc ID 15818 Rev 9