UPSD3212A Datasheet, PDF (45/163 Pages) STMicroelectronics – Flash Programmable System Devices with 8032 MCU with USB and Programmable Logic

uPSD3212A, uPSD3212C, uPSD3212CV
SUPERVISORY
There are four ways to invoke a reset and initialize
the uPSD321x Devices.
■ Via the external RESET pin
■ Via the internal LVR Block.
■ Via Watch Dog timer
■ Via USB bus reset signalling
The RESET mechanism is illustrated in Figure 20.
Each RESET source will cause an internal reset
signal active. The CPU responds by executing an
internal reset and puts the internal registers in a
defined state. This internal reset is also routed as
an active low reset input to the PSD Module.
External Reset
The RESET pin is connected to a Schmitt trigger
for noise reduction. A RESET is accomplished by
holding the RESET pin LOW for at least 1ms at
power up while the oscillator is running. Refer to
AC spec on other RESET timing requirements.
Low V_DD Voltage Reset
An internal reset is generated by the LVR circuit
when the V_DD drops below the reset threshold. Af-
ter V_DD reaching back up to the reset threshold,
the RESET signal will remain asserted for 10ms
before it is released. On initial power-up the LVR
is enabled (default). After power-up the LVR can
be disabled via the LVREN Bit in the PCON Reg-
ister.
Note: The LVR logic is still functional in both the
Idle and Power-down Modes.
The reset threshold:
■ 5V operation: 4V +/- 0.25V
■ 3.3V operation: 2.5V +/-0.2V
This logic supports approximately 0.1V of hystere-
sis and 1µs noise-cancelling delay.
Watchdog Timer Overflow
The Watchdog Timer generates an internal reset
when its 22-bit counter overflows. See Watchdog
Timer section for details.
USB Reset
The USB reset is generated by a detection on the
USB bus RESET signal. A single-end zero on its
upstream port for 4 to 8 times will set RSTF Bit in
UISTA register. If Bit 6 (RSTE) of the UIEN Regis-
ter is set, the detection will also generate the
RESET signal to reset the CPU and other periph-
erals in the MCU.
Figure 20. RESET Configuration
Reset
WDT
LVR
RSTE
USB Reset
Noise
Cancel
10ms
Timer
S
Q
R
10ms at 40Mhz
50ms at 8Mhz
CPU
Clock
Sync
CPU
&
PERI.
PSD_RST
"Active-Low"
AI07429b
45/163