SI5317 Datasheet, PDF(5/50 Page) Silicon Laboratories – Pin-Controlled 1

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SI5317 Datasheet, PDF (5/50 Pages) Silicon Laboratories – Pin-Controlled 1_710 MHz Jitter Cleaning Clock

◁

Si5317

Table 2. DC Characteristics (Continued)

(VDD = 1.8 Â±5%, 2.5 Â±10%, or 3.3 V Â±10%, TA = â40 to 85 ÂºC)

Parameter

Symbol

Test Condition

Min Typ Max Units

Differential Input

Voltage Swing

VID

fCKIN < 212.5 MHz

0.2

VPP

See Figure 2.

fCKIN > 212.5 MHz

See Figure 2.

0.25

VPP

CKOUT Output Clock1

Common Mode

VOCM

LVPECL 100 ï load

line-to-line

VDD â

1.42

1.25

Differential Output Swing

VOD

LVPECL 100 ï load

line-to-line

1.1

1.9

VPP

Single-ended Output Swing

VSE

LVPECL 100 ï load

line-to-line

0.5

0.93

VPP

Differential Output Voltage

CKOVD

CML 100 ï load

line-to-line

350

425

500

mVPP

Common Mode

Output Voltage

CKOVCM

CML 100 ï load

line-to-line

VDD â

0.36

Differential

Output Voltage

CKOVD

LVDS 100 ï load

line-to-line

500

700

900

mVPP

Low swing LVDS 100 ï load 350

425

500

mVPP

line-to-line

Common Mode

Output Voltage

CKOVCM

LVDS 100 ï load

line-to-line

1.125 1.2 1.275

Output Short to GND

CKOISC

VDD = 3.63 V

CML, LVDS, LVPECL

VDD = 1.89 V

CML, LVDS

VDD = 3.63 V

CMOS

165 175

VDD = 1.89 V

CMOS

Disable

0.1

0.2

ÂµA

Notes:

1. LVPECL outputs require VDD > 2.25 V.

2. This is the amount of leakage that the 3L inputs can tolerate from an external driver. See Figure 3 on page 9. In most

designs, an external resistor voltage divider is recommended.

3. No overshoot or undershoot.

Preliminary Rev. 0.15

▷