English
Language : 

SI5345_16 Datasheet, PDF (32/60 Pages) Silicon Laboratories – 10-Channel, Any-Frequency, Any-Output Jitter Attenuator/ Clock Multiplier
Si5345/44/42 Rev D Data Sheet
Electrical Specifications
Table 5.8. Performance Characteristics
VDD = 1.8 V ±5%, VDDA = 3.3 V ±5%, TA = –40 to 85 °C
Parameter
Symbol
Test Condition
Min
VCO Frequency Range
FVCO
13.5
PLL Loop Bandwidth Program-
ming Range1
fBW
0.1
Initial Start-Up Time
Time from power-up to
tSTART
when the device gener-
—
ates free-running clocks
PLL Lock Time2
tACQ
fIN = 19.44 MHz
—
tDELAY_frac
—
Output Delay Adjustment
tDELAY_int
fVCO = 14 GHz
—
tRANGE
—
POR to Serial Interface Ready3
tRDY
—
Jitter Peaking
Measured with a frequen-
JPK
cy plan running a 25 MHz
input, 25 MHz output, and
—
a Loop Bandwidth of 4 Hz
Jitter Tolerance
Compliant with G.8262
Options 1 and 2 Carrier
Frequency = 10.3125
JTOL
GHz
—
Jitter Modulation
Frequency = 10 Hz
Maximum Phase Transient
During a Hitless Switch
Only valid for a single au-
tomatic switch between
two input clocks at same
—
frequency.
tSWITCH
Only valid for a single
—
manual switch between
two input clocks at same
frequency.
Pull-in Range
ωP
—
Typ
—
—
30
280
0.28
71.4
±9.14
—
—
3180
—
—
500
Max
14.4
4000
45
300
—
—
—
15
0.1
—
2.0
1.3
—
Unit
GHz
Hz
ms
ms
ps
ps
ns
ms
dB
UI pk-pk
ns
ns
ppm
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.0 | 31