SH3100 Datasheet, PDF (20/80 Pages) Semtech Corporation – Supervisory IC with I2C Interface and PWM

SH3100
POWER MANAGEMENT
System Management
Register Name
RO = Read Only
R/W = Read/Write
WakeupTime (R/W)
PeriodicTimer(RO)
RTC. (R/W)
InterruptEnable (R/W)
InterruptStatus (R/W)
ADCResult (RO)
ForcedDACValue (R/W)
ADCConfig (R/W)
Config (R/W)
CLK0Config (R/W)
CLK1Config (R/W)
FLLConfig (R/W)
FLLDivideRatio (R/W)
ResetThreshold (R/W)
ResetDuration (R/W)
Status (R/W)
CauseOfReset (R/W)
WDTCode (R/W)
WDTConfig (R/W)
WDTPeriod (R/W)
INTConfig (R/W)
MinStartTemp (R/W)
DutyCycleStepSize (R/W)
ManualPWMDutyCycle (R/W)
Int32kCoarseTrim (R/W)
Int32kFineTrim(R/W)
XtalTrim (R/W)
BGCode (R/W)
DCOCode (R/W)
I2CSlaveAddr (R/W)
TempTrim (R/W)
WriteProtects (R/W)
RTCAlarm/Scratchpad (R/W)
00 00
01 00
02 00
03 00
06 00
07 00
08 00
09 00
0B 03
0C 01
0D 01
0E 00
0F 00
10 00
11 00
14 00
15 00
16 80
17 64
18 40
19 00
20 30
21 00
22 00
23 0F
24 41
30 00
31 00
32 28
33 09
34 00
35 00
36 00
37 00
38 7B
39 11
3A 00
3B 00
40 20
41 00
42 00
43 00
44 00
45 00
46 00
47 00
48 00
49 10
80 00
81 00
82 00
83 00
84 00
Data Bit
7 (MSB)
6
5
4
3
2
1
0 (LSB)
Initiate ADC
Conversion
CLK0 supply
CLK1 supply
SS Enable
Xtal osc
stable
WakeupTime[31:24]
WakeupTime[23:16]
WakeupTime[15:8]
WakeupTime[7:0]
PeriodicTimer[31:24]
PeriodicTimer [23:16]
PeriodicTimer [15:8]
PeriodicTimer [7:0]
Year (upper BCD digit )
Year (lower BCD digit)
Month
Month (lower BCD digit)
(upper BCD
digit)
Day (upper BCD digit)
Day (lower BCD digit)
Hour (upper BCD digit)
Hour (lower BDC digit)
Minutes (upper BCD digit)
Minutes (lower BCD digit)
Seconds (upper BCD digit)
Seconds (lower BDC digit)
Subseconds
SNSE Fault ADC Done
RTC Alarm Comparator PIT expired
trigger
SNSE Fault ADC Done
RTC Alarm Comparator PIT expired
trigger
ADC Conversion result
DAC value forced by software
Comparator
Device mode
DAC clock post-scaler
DAC enable
polarity
Maintain Comparator
Force DCO On
Force
Comparator source select
LDO
interrupt
internal
polarity
32.768 kHz
on
CLK0 CLK1 = CLK0 CLK0
CLK0 Post-scaler
HF/LF
Enable
CLK1
Invert CLK1
CLK1
CLK1 Post-scaler
HF/LF
Enable
SS Config
Fine Lock Coarse Lock Enable FLL
FLLDivideRatio[13:8]
FLLDivideRatio[7:0]
ResetThreshold
ResetDuration
Comparator
RC osc
Auto-
RTC Invalid
SNSE
FLL Locked
o/p
stable
ClkDetect
activity
mode
VBO
WDT Code
WDT
PORB
violation
expired
Watchdog refresh code
AutoWDT-
WDT prescaler
Suspend
Watchdog timeout period
Edge or
I²C
Value at INT
GPIO
GPIO
Enable INT Interrupt or
Level
ShortCode
pin
polariy
Direction
Toggling
GPIO
Enable
Minimum start temperature for fan control mode
PDM or
Duty cycle increment per degree in fan control mode
PWM
PWM Duty Cycle[9:8]
PWM duty cycle[7:0]
Internal 32.768 kHz oscillator trim – CALIBRATION ONLY
Internal 32.768 kHz oscillator fine trim
– CALIBRATION ONLY
Xtal padding capacitor trim
Bandgap trim – CALIBRATION ONLY
DCO Bank1 startup code
DCO Bank2 startup code
DCO Bank3 startup code[6:3]
DCO Bank3 startup code[2:0]
I²C Slave address [2:0]
Temperature Sensor Trim – CALIBRATION ONLY
Xtal Trim
Cal Fuse WP
App-
Reset-
WP
Specific
Threshold
Fuse WP
WP
Year (upper BCD digit )/SP[39:36]
Year (lower BCD digit)/SP[35:32]
SP[31:29]
Month
Month (lower BCD digit)/SP[27:24]
(upper BCD
digi)/SP[28]
SP[23:22]
Day (upper BCD
Day (lower BCD digit)/SP[19:16]
digit)/SP[21:20]
SP[15:14]
Hour (upper BCD
Hour (lower BDC digit)/SP[11:8]
digit)/SP[13:12]
SP[7]
Minutes (upper BCD digit)/SP[6:4]
Minutes (lower BCD digit)/SP[3:0]
© 2006 Semtech Corp.
20
www.semtech.com