|
RX21A_15 Datasheet, PDF (1/132 Pages) Renesas Technology Corp – Renesas MCUs | |||
|
Datasheet
RX21A Group
Renesas MCUs
50-MHz 32-bit RX MCUs, 78 DMIPS, 24-bit âΣ A/D Converter,
up to 512-KB flash memory, IrDA, 10-bit A/D, 10-bit D/A, DEU, ELC,
MPC, RTC; up to 9 comms interfaces
R01DS0129EJ0110
Rev.1.10
Aug 28, 2014
Features
â 32-bit RX CPU core
ï· Max. operating frequency: 50 MHz
Capable of 78 DMIPS in operation at 50 MHz
ï· Accumulator handles 64-bit results (for a single
instruction) from 32- Ã 32-bit operations
ï· Multiplication and division unit handles 32- Ã 32-bit
operations (multiplication instructions take one CPU
clock cycle)
ï· Fast interrupt
ï· CISC Harvard architecture with 5-stage pipeline
ï· Variable-length instructions, ultra-compact code
ï· Memory protection unit
ï· On-chip debugging circuit
â Low power design and architecture
ï· Operation from a single 1.8-V to 3.6-V supply
(2.7 V to 3.6 V for the ÎΣ A/D converter operating
voltage)
ï· Deep software standby mode with RTC remaining usable
ï· Four low power modes
â 24-bit âΣ A/D Converter
ï· SNDR = 85dB
ï· Seven ÎΣ converter units available. Seven channels can
be operated simultaneously or independently.
ï· Up to x 64 PGA gain for differential input
â On-chip flash memory for code, no wait states
ï· 50-MHz operation, 20-ns read cycle
ï· No wait states for reading at full CPU speed
ï· 256-K to 512-Kbyte capacities
ï· User code programmable via the SCI
ï· Programmable at 1.8 V
ï· For instructions and operands
â On-chip data flash memory
ï· 8 Kbytes
(Number of times of reprogramming: 100,000)
ï· Erasing and programming impose no load on the CPU.
â On-chip SRAM, no wait states
ï· 32-K to 64-Kbyte size capacities
â DMA
ï· DMAC: Incorporates four channels
ï· DTC: Four transfer modes
â Reset and supply management
ï· Nine types of reset, including the power-on reset (POR)
ï· Low voltage detection (LVD) with voltage settings
â Clock functions
ï· Frequency of external clock: Up to 20 MHz
ï· Frequency of the oscillator for sub-clock generation:
32.768 kHz
ï· PLL circuit input: 4 MHz to 12.5 MHz
ï· On-chip low- and high-speed oscillators, dedicated on-
chip low-speed oscillator for the IWDT
ï· Generation of a dedicated 32.768-kHz clock for the RTC
ï· Clock frequency accuracy measurement circuit (CAC)
â Real-time clock
ï· Adjustment functions (30 seconds, leap year, and error)
ï· Year and month display or 32-bit second display (binary
counter) is selectable
ï· Time capture on event-signal input through external pins
ï· RTC capable of initiating return from deep software
standby mode
PLQP0100KB-A 14 Ã 14 mm, 0.5-mm pitch
PLQP0080KB-A 12 Ã 12 mm, 0.5-mm pitch
PLQP0064KB-A 10 Ã 10 mm, 0.5-mm pitch
PTLG0100JA-A 7Ã7mm, 0.65-mm pitch
â Independent watchdog timer
ï· 125-kHz on-chip oscillator produces a dedicated clock
signal to drive IWDT operation.
â Useful functions for IEC60730 compliance
ï· Self-diagnostic and disconnection-detection assistance
functions for the A/D converter, clock-frequency
accuracy-measurement circuit, independent watchdog
timer, functions to assist in RAM testing, etc.
â Up to nine communications channels
ï· SCI with many useful functions (up to five channels)
Asynchronous mode, clock synchronous mode, smart
card interface
ï· IrDA Interface (one channel, in cooperation with the
SCI5)
ï· I2C bus interface: Transfer at up to 400 kbps, capable of
SMBus operation (two channels)
ï· RSPI (two channels)
â Up to 14 extended-function timers
ï· 16-bit MTU: input capture, output compare,
complementary PWM output, phase counting mode
(six channels)
ï· 8-bit TMR (four channels)
ï· 16-bit compare-match timers (four channels)
â 10-bit A/D converter
ï· Conversion time 2.0 μs
ï· Self-diagnostic function and analog input disconnection
detection assistance function
â 10-bit D/A converter
â Analog comparator
â General I/O ports
ï· 5-V tolerant, open drain, input pull-up, switching of
driving ability
â MPC
ï· Multiple locations are selectable for I/O pins of
peripheral functions
â ELC
ï· Module operation can be initiated by event signals
without going through interrupts.
ï· Modules can operate while the CPU is sleeping.
â DEU
ï· Encryption and decryption of AES
ï· 128-, 192-, or 256-bit key length
ï· ECB/CBC Mode
â Temperature sensor
â Operating temp. range
ï· ï40ï°C to +85ï°C
ï· ï40ï°C to +105ï°C
R01DS0129EJ0110 Rev.1.10
Aug 28, 2014
Page 1 of 132
|
▷ |