English
Language : 

SDA9380-B21 Datasheet, PDF (42/72 Pages) Micronas – EDDC Enhanced Deflection Controller and RGB Processor
SDA 9380 - B21
Preliminary Data Sheet
System description
Min. No. of lines / field:
It defines the minimum number of lines per field for the vertical synchroniza-
tion. If the TV standard at the inputs VSYNC and HSYNC has less lines per
field than defined by Min. No. of lines / field no synchronization is possible.
The relationship between Min. No. of lines / field and the minimum number
of lines is given in the following table:
Min. No. of lines /
field
0
1
...
127
128
...
254
255
minimum number
of lines per field
192
194
...
446
448
...
700
702
Max. No. of lines / field:
It defines the maximum number of lines per field for the vertical synchroniza-
tion. If the TV standard at the inputs VSYNC and HSYNC has more lines per
field than defined by Max. No. of lines / field no synchronization is possible.
The relationship between Max. No. of lines / field and the maximum number
of lines is given in the following table:
Max. No. of lines / maximum number
field
of lines per field
0
702
1
192
2
194
...
...
127
444
128
446
...
...
255
700
Average beam current limit:
Brightness and contrast is reduced when the average beam current limit level
is exceeded. The beam current is measured at pin IBEAM. High voltage at this
input indicates low beam current, low voltage high beam current. The limit
range of -128 to 127 complies to a voltage at IBEAM of 2.5 to 0.84V at RIBM =
0 and 2.63 to 2.08V at RIBM = 1.
Micronas
5-34
2001-01-29