SDA9380-B21 Datasheet, PDF (2/72 Pages) Micronas – EDDC Enhanced Deflection Controller and RGB Processor

SDA 9380 - B21
Preliminary Data Sheet
Document Change Note
DS¹ Date
Page
Changes compared to previous issue
2 31.03.98
Version 02
3 17.07.98
Document state 03 corresponds to silicon version A11
23.07.98
3
block diagram changed
23.07.98
46
bandwidth of YUV increased (new value 30 MHz)
27.07.98
27
Vertical component of SCP changed (not equals internal signal VBL!)
07.08.98 4, 5, 6 Pin configuration changed
09.09.98 14, 17, 20 Description of PMW byte changed
14.09.98
16.09.98
43
14,15
SCP output level changed (supply voltage for SCP is V_DD(MC)
Sequence of I²C control items changed, new items added
16.09.98
24
Bit SLBLKS added to RGB control byte 1
16.09.98
20
Detailed description of the I²C item PWM control byte
16.09.98 25, 26 Detailed description of the items Average beam current limit character-
istics, Peak drive limit, Soft clipping
16.09.98
34
Explanation of the items Peak dark detection top border, bottom border,
left border, right border
18.09.98
21
I²C bit KILLZIP deleted, KILLZIP function remains implemented
18.09.98 10, 21, 39 I²C bit HSWID deleted
18.09.98 10, 21, 39 I²C bit HSWMI added
18.09.98 10, 39 Positive and negative polarity of HSYNC allowed (int. normalization)
20.10.98 1, 3, 10, 39 18.75 kHz line frequency added
27.10.98 14, 31, 32 End of V-blanking also programmable by VBE if JMP=0
12.11.98
31
Specification of end of V-blanking component of SCP changed
19.11.98
21
3 MSBs of PLL control byte 1 must be 0 instead of don’t care
24.11.98
4
Pin configuration changed
02.12.98
40
HSAFE input voltage at 31.25 kHz and 38 kHz specified
04.12.98
40
VREFP, VREFH, VREFL are internal reference voltages
04.12.98
39
Input BSOIN, delay t_D2 changed from 30 lines to 42 lines
04.12.98
15
Default value of saturation control changed form 0 to -12
18.01.99
19
I²C bus bits NR, NL2...NL0 of Vertical sync byte control deleted
21.01.99 1, 7, 11 Text changed because the vertical noise reduction has been removed
21.01.99
11
Remark for switching to external clock mode added
22.01.99 5, 6 Pin description changed
05.02.99 7, 8 Description of Black Switch Off (BSO) changed
26.02.99
37
VSS, SUBST total voltage differentials added
15.03.99 2, 14, 46 Higher resolution of D/A output (6 bit -> 8 bit), INL changed (1 -> 2 LSB)
15.03.99 15, 43 Contrast setting with resolution of 8 bit instead of 6 bit
15.03.99 15, 44 Brightness setting with resolution of 8 bit instead of 6 bit
16.03.99
43
NTSC/US matrix changed
Micronas
i
2001-01-29