SDA9380-B21 Datasheet, PDF (19/72 Pages) Micronas – EDDC Enhanced Deflection Controller and RGB Processor

SDA 9380 - B21
Preliminary Data Sheet
System description
5.2 Circuit description
The HSYNC is reference for a numeric PLL. This PLL generates a clock which is phase locked to
the incoming horizontal sync pulse and exactly 864 times faster than the horizontal frequency. The
polarity of the external horizontal sync pulses may be positive (see figure below) or negative. In
case of negative polarity the incoming HSYNC signal is automatically inverted for an easier applica-
tion in VGA or SVGA mode.
V_HSmax
V_HSpp
V_HSmin
t_W
Incoming signal HSYNC (internal clock)
Pulse width t_w for I²C-bus Bit ’HSWMI’=0:
1.5 µs ... 4.5µs (High or Low level)
3.0 µs ... 9.0µs (High or Low level)
Pulse width t_w for I²C-bus Bit ’HSWMI’=1:
0.8 µs ... 4.5µs (High or Low level)
1.7 µs ... 9.0µs (High or Low level)
FH1_2 = High
FH1_2 = Low
FH1_2 = High
FH1_2 = Low
(The specified pulse width depends on the I²C-bus bits INCR4...INCR0 rsp. PLL clock frequency.
The above values are valid for INCR = 6. For higher INCR values the allowed pulse width is
decreasing proportional to the increasing PLL clock frequency.)
The described input signal is first applied to an A/D converter. Conversion takes place with 7 bits
and a nominal frequency of 27 MHz. The digital PLL uses a low pass filter to obtaine defined slopes
for further measurements (PAL/NTSC applications). In addition the actual high and low level of the
signal as well as a threshold value is evaluated and used to calculate the phase error between inter-
nal clock and external horizontal sync pulse. By means of digital PI filtering an increment is gained
from this. The PI filter can be set by the I²C-bus VCR bit so that the lock-in behaviour of the PLL is
optimal in relation to either the TV or VCR mode. Moreover it is possible to adapt the nominal fre-
quency by means of 5 I²C-bus bits (INCR4..INCR0) to different horizontal frequencies. An additional
bus bit GENMOD offers the possibility to use the PLL as a frequency generator which frequency is
controlled by the INCR bits.
Micronas
5-11
2001-01-29