N25Q128A11B1241F Datasheet, PDF (118/185 Pages) Micron Technology – 128-Mbit, 1.8 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface

Instructions
Figure 48. Write Disable instruction sequence DIO-SPI
S
01234
C
Instruction
DQ0
N25Q128 - 1.8 V
9.2.6
S
C
DQ0
DQ1
DQ1
Dual_Write_Disable
Dual Command Page Program (DCPP)
The Dual Command Page Program (DCPP) instruction allows to program the memory
content in DIO-SPI protocol, parallelizing the instruction code, the address and the input
data on two pins (DQ0 and DQ1). Before it can be accepted, a Write Enable (WREN)
instruction must previously have been executed. The Dual Command Page Program
(DCPP) instruction can be issued, when the device is set in DIO-SPI mode, by sending to
the memory indifferently one of the 3 instructions codes: 02h, A2h or D2h, the effect is
exactly the same. The 3 instruction codes are all accepted to help the application code
porting from Extended SPI protocol to DIO-SPI protocol.
Apart for the parallelizing on two pins of the instruction code, the Dual Command Page
Program instruction functionality is exactly the same as the Dual Input Extended Fast
Program of the Extended SPI protocol, please refer to Section 9.1.13: Dual Input Extended
Fast Program for further details.
Figure 49. Dual Command Page Program instruction sequence DSP, 02h
1037 1039
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 1036 1038
Instruction
24-Bit Address
Data Byte 1 Data Byte 2
22 20 18 16 14 12 10 8 6 4 2 0 6 4 2 0 6 4 2 0
Data Byte 256
6420
23 21 19 17 15 13 11 9 7 5 3 1 7 5 3 1 7 5 3 1
7531
Dual_Page_Program_02h
118/185