English
Language : 

PIC18F2220_07 Datasheet, PDF (136/386 Pages) Microchip Technology – 28/40/44-Pin High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
PIC18F2220/2320/4220/4320
15.1 CCP1 Module
Capture/Compare/PWM Register 1 (CCPR1) is com-
prised of two 8-bit registers: CCPR1L (low byte) and
CCPR1H (high byte). The CCP1CON register controls
the operation of CCP1. All are readable and writable.
TABLE 15-1: CCP MODE - TIMER
RESOURCE
CCP Mode
Timer Resource
Capture
Compare
PWM
Timer1 or Timer3
Timer1 or Timer3
Timer2
15.2 CCP2 Module
Capture/Compare/PWM Register 2 (CCPR2) is com-
prised of two 8-bit registers: CCPR2L (low byte) and
CCPR2H (high byte). The CCP2CON register controls
the operation of CCP2. All are readable and writable.
CCP2 functions identically to CCP1 except for the
enhanced PWM modes offered by CCP2
TABLE 15-2: INTERACTION OF TWO CCP MODULES
CCPx Mode CCPy Mode
Interaction
Capture
Capture
Compare
PWM
Capture
Compare
Compare
PWM
TMR1 or TMR3 time base. Time base can be different for each CCP.
The compare could be configured for the special event trigger which clears either TMR1
or TMR3 depending upon which time base is used.
The compare(s) could be configured for the special event trigger which clears TMR1 or
TMR3 depending upon which time base is used.
The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM
PWM
Capture None.
Compare None.
DS39599F-page 134
© 2007 Microchip Technology Inc.