English
Language : 

LAN8810 Datasheet, PDF (10/83 Pages) Microchip Technology – GMII 10/100/1000 Ethernet Transceiver
LAN8810/LAN8810I
TABLE 2-6: MISCELLANEOUS PINS
Num Pins
Name
Crystal Input
Symbol
XI
1
1
Crystal
Output
XO
1
System Reset
nRESET
1
Interrupt
IRQ
Request
Hardware
1
Power Down
1
No Connect
HPD
NC
Buffer
Type
ICLK
OCLK
Description
External 25 MHz crystal input.
Note:
This pin can also be driven by a 25 MHz
single-ended clock oscillator. When this
method is used, XO should be left
unconnected. Refer to Section 5.6,
"Clock Circuit," on page 75 for additional
information.
External 25 MHz crystal output.
VIS
(PU)
VO8
VIS
(PD)
-
This active-low pin allows external hardware to
reset the device.
Programmable interrupt request.
Note: When used, this pin requires an
external 4.7K pull-up resistor.
When asserted, this pin places the device into
Hardware Power Down (HPD) mode. Refer to
Section 3.7.3, "Hardware Power-Down," on
page 23 for additional information.
This pin must be left floating for normal device
operation.
TABLE 2-7: POWER PINS
Num Pins
Name
Symbol
+3.3V/+2.5V
VDDVARIO
6
I/O Power
Supply Input
6
4
1
1
Note 2-3
Digital Core
+1.2V Power
Supply Input
Ethernet
+1.2V Port
Power Supply
Input For
Channels 0-3
Ethernet
+1.2V Bias
Power Supply
Input
Ethernet PLL
+1.2V Power
Supply Input
Ground
VDD12CORE
VDD12A
VDD12BIAS
VDD12PLL
VSS
Buffer
Type
P
P
P
Description
+2.5V/+3.3V variable I/O power.
Refer to Section 3.10, "Application Diagrams," on
page 31 and the LAN8810/LAN8810i reference
schematics for connection information.
Refer to Section 3.10, "Application Diagrams," on
page 31 and the LAN8810/LAN8810i reference
schematics for connection information.
Refer to Section 3.10, "Application Diagrams," on
page 31 and the LAN8810/LAN8810i reference
schematics for connection information.
P
Refer to Section 3.10, "Application Diagrams," on
page 31 and the LAN8810/LAN8810i reference
schematics for connection information.
P
Refer to Section 3.10, "Application Diagrams," on
page 31 and the LAN8810/LAN8810i reference
schematics for connection information.
P
Common Ground
Note 2-3 Exposed pad on package bottom (Figure 2-1).
DS00001870B-page 10
 2009-2015 Microchip Technology Inc.