IA80C152_10 Datasheet, PDF (5/61 Pages) InnovASIC, Inc – Universal Communications Controller

IA80C152
Universal Communications Controller
Data Sheet
July 29, 2010
LIST OF FIGURES
Figure 1. JA/JC Versions Package Diagram .................................................................................10
Figure 2. JB/JD Versions Package Diagram.................................................................................13
Figure 3. Package Dimensions......................................................................................................16
Figure 4. Functional Block Diagram ............................................................................................22
Figure 5. Memory Space...............................................................................................................24
Figure 6. External Program Memory Read Cycle ........................................................................44
Figure 7. External Data Memory Read Cycle...............................................................................44
Figure 8. External Data Memory Write Cycle..............................................................................45
Figure 9. External Clock Drive Waveform...................................................................................46
Figure 10. Shift Register Mode Timing Waveforms ....................................................................47
Figure 11. GSC Receiver Timings (Internal Baud Rate Generator) .............................................48
Figure 12. GSC Transmit Timings (Internal Baud Rate Generator).............................................48
Figure 13. GSC Timings (External Clock) ...................................................................................49
®
IA211040524-06
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 5 of 61
1-888-824-4184