MC908JL3ECPE Datasheet, PDF (51/180 Pages) Freescale Semiconductor, Inc – Microcontrollers

SIM Bus Clock Control and Generation
Addr. Register Name
Bit 7
6
5
4
Read: 0
$FE04
Interrupt Status Register 1
(INT1)
Write:
R
Reset: 0
IF5
IF4
IF3
R
R
R
0
0
0
Read: IF14
0
0
0
$FE05
Interrupt Status Register 2
(INT2)
Write:
R
R
R
R
Reset: 0
0
0
0
Read: 0
0
0
0
$FE06
Interrupt Status Register 3
(INT3)
Write:
R
R
R
R
Reset: 0
0
0
0
= Unimplemented
3
2
1
0
IF1
0
R
R
R
0
0
0
0
0
0
R
R
R
0
0
0
0
0
0
R
R
R
0
0
0
R = Reserved
Figure 5-2. SIM I/O Register Summary
Bit 0
0
R
0
0
R
0
IF15
R
0
5.2 SIM Bus Clock Control and Generation
The bus clock generator provides system clock signals for the CPU and peripherals on the MCU. The
system clocks are generated from an incoming clock, OSCOUT, as shown in Figure 5-3.
FROM
OSCILLATOR
FROM
OSCILLATOR
2OSCOUT
OSCOUT
SIM COUNTER
÷2
BUS CLOCK
GENERATORS
SIM
Figure 5-3. SIM Clock Signals
5.2.1 Bus Timing
In user mode, the internal bus frequency is the oscillator frequency (2OSCOUT) divided by four.
5.2.2 Clock Start-Up from POR
When the power-on reset module generates a reset, the clocks to the CPU and peripherals are inactive
and held in an inactive phase until after the 4096 2OSCOUT cycle POR time-out has completed. The RST
pin is driven low by the SIM during this entire period. The IBUS clocks start upon completion of the
time-out.
5.2.3 Clocks in Stop Mode and Wait Mode
Upon exit from stop mode by an interrupt, break, or reset, the SIM allows 2OSCOUT to clock the SIM
counter. The CPU and peripheral clocks do not become active until after the stop delay time-out. This
time-out is selectable as 4096 or 32 2OSCOUT cycles. (See 5.6.2 Stop Mode.)
In wait mode, the CPU clocks are inactive. The SIM also produces two sets of clocks for other modules.
Refer to the wait mode subsection of each module to see if the module is active or inactive in wait mode.
Some modules can be programmed to be active in wait mode.
MC68HC908JL3E Family Data Sheet, Rev. 4
Freescale Semiconductor
51