|
MC9S12XF512_1 Datasheet, PDF (26/1306 Pages) Freescale Semiconductor, Inc – S12X Microcontrollers | |||
|
◁ |
Chapter 1 MC9S12XF-Family Reference Manual
â Full-swing Pierce option utilizing a 2MHz to 40MHz crystal
â Transconductance sized for optimum start-up margin for typical crystals
⢠Clock and Reset Generator (CRG)
â Phase-locked-loop (IPLL) clock frequency multiplier
â Internally ï¬ltered. No external components required
â Conï¬gurable option to spread spectrum for reduced EMC radiation (frequency modulation)
â Fast wake up from STOP in self clock mode for power saving and immediate program
execution
⢠Non-Multiplexed External Bus (144 Pin package only)
â 16 data bits wide
â Support for external WAIT input or internal wait cycles to adapt MCU speed to peripheral
speed requirements
â Up to four chip select outputs to select 16K, 768K, 2M and 4MByte address spaces
â Supports glue less interface to popular asynchronous RAMs and Flash devices
â External address space 4MByte for Data and Program space
⢠FlexRay Module (FR)
â FlexRay protocol implementation according to FlexRay V2.1 Protocol Implementation
document
â Optimized programmers model to ï¬t small address footprint
â Supports Data Rates of 2.5, 5, 8 and 10MBit/s
â The FlexRay clock can be derived from crystals ranging from 4MHz to 40MHz for cost and
EMC optimization
â FlexRay clocking independent from the CPU and XGATE bus frequency. Clock is generated
by a âdedicatedâ IPLL.
â Up to two channels for fault tolerant systems (see Table 1-2 Peripheral Feature Summary of
MC9S12XF-Family Members)
â Single channel operation on channel A, conï¬gurable to run FlexRay channel A or channel B
protocol
â 32 conï¬gurable message buffers
â Message buffers can be conï¬gured as Receive, single buffered Transmit or double buffered
Transmit message buffer
â Message buffer header, status and payload data stored in System RAM
â 2 independent message buffer segments
â Size of message buffer payload data section conï¬gurable from 0 up to 254 bytes
â 2 independent receive FIFOs, 1 per channel
â Six separate interrupt channels for Receive, receive FIFO channel A, receive FIFO channel B,
Transmit, Error and Wake-up
â Internal signals can be routed to I/O pins to ease debugging
⢠Analog-to-Digital Converter (ATD)
MC9S12XF - Family Reference Manual, Rev.1.19
26
Freescale Semiconductor
|
▷ |