C8051F326 Datasheet, PDF (7/140 Pages) List of Unclassifed Manufacturers – Full Speed USB, 16 kB Flash MCU Family

C8051F326/7
List of Figures
1. System Overview
Figure 1.1. C8051F326 Block Diagram .................................................................... 14
Figure 1.2. C8051F327 Block Diagram .................................................................... 15
Figure 1.3. Comparison of Peak MCU Execution Speeds ....................................... 16
Figure 1.4. On-Chip Clock and Reset ...................................................................... 17
Figure 1.5. On-Board Memory Map.......................................................................... 18
Figure 1.6. USB Controller Block Diagram............................................................... 19
Figure 1.7. Development/In-System Debug Diagram............................................... 20
2. Absolute Maximum Ratings
3. Global DC Electrical Characteristics
4. Pinout and Package Definitions
Figure 4.1. C8051F326 QFN-28 Pinout Diagram (Top View) .................................. 26
Figure 4.2. C8051F327 QFN-28 Pinout Diagram (Top View) .................................. 27
Figure 4.3. QFN-28 Package Drawing ..................................................................... 28
Figure 4.4. Typical C8051F326 QFN-28 Landing Diagram...................................... 29
Figure 4.5. Typical C8051F327 QFN-28 Landing Diagram...................................... 30
Figure 4.6. Typical QFN-28 Solder Paste Recommendation ................................... 31
5. Voltage Regulator (REG0)
Figure 5.1. REG0 Configuration: USB Bus-Powered ............................................... 34
Figure 5.2. REG0 Configuration: USB Self-Powered ............................................... 34
Figure 5.3. REG0 Configuration: USB Self-Powered, Regulator Disabled .............. 35
Figure 5.4. REG0 Configuration: No USB Connection............................................. 35
6. CIP-51 Microcontroller
Figure 6.1. CIP-51 Block Diagram............................................................................ 37
Figure 6.2. Memory Map .......................................................................................... 43
7. Reset Sources
Figure 7.1. Reset Sources........................................................................................ 59
Figure 7.2. Power-On and VDD Monitor Reset Timing ............................................ 60
8. Flash Memory
Figure 8.1. Flash Program Memory Map and Security Byte .................................... 68
9. External RAM
Figure 9.1. External Ram Memory Map ................................................................... 71
Figure 9.2. XRAM Memory Map Expanded View..................................................... 72
10. Oscillators
Figure 10.1. Oscillator Diagram................................................................................ 73
11. Port Input/Output
Figure 11.1. Port I/O Functional Block Diagram ....................................................... 81
Figure 11.2. Port I/O Cell Block Diagram ................................................................. 82
12. Universal Serial Bus Controller (USB0)
Figure 12.1. USB0 Block Diagram............................................................................ 89
Figure 12.2. USB0 Register Access Scheme........................................................... 92
Figure 12.3. USB FIFO Allocation ............................................................................ 97
Rev. 0.5
7