C8051F326 Datasheet, PDF (33/140 Pages) List of Unclassifed Manufacturers – Full Speed USB, 16 kB Flash MCU Family

C8051F326/7
5. Voltage Regulator (REG0)
C8051F326/7 devices include a voltage regulator (REG0). When enabled, the REG0 output appears on
the VDD pin and can be used to power external devices. REG0 can be enabled/disabled by software using
bit REGEN in register REG0CN. See Table 5.1 for REG0 electrical characteristics.
The voltage regulator is enabled on reset. When the device is self-powered from a 3V supply net, the reg-
ulator may be disabled in order to save power. Important Note: If the voltage at the regulator input
(REGIN) is greater than the Core Supply Voltage (VDD), the voltage regulator should not be dis-
abled. Otherwise, permanent damage to the device may occur.
Note that the VBUS signal must be connected to the VBUS pin when using the device in a USB network.
The VBUS signal should only be connected to the REGIN pin when operating the device as a bus-powered
function. REG0 configuration options are shown in Figure 5.1 - Figure 5.4.
5.1. Regulator Mode Selection
REG0 offers a low power mode intended for use when the device is in suspend mode. In this low power
mode, the REG0 output remains as specified; however the REG0 dynamic performance (response time) is
degraded. See Table 5.1 for normal and low power mode supply current specifications. The REG0 mode
selection is controlled via the REGMOD bit in register REG0CN.
5.2. VBUS Detection
When the USB Function Controller is used (see section Section “12. Universal Serial Bus Controller
(USB0)” on page 89), the VBUS signal should be connected to the VBUS pin. The VBSTAT bit (register
REG0CN) indicates the current logic level of the VBUS signal. If enabled, a VBUS interrupt will be gener-
ated when the VBUS signal matches the polarity selected by the VBPOL bit in register REG0CN. The
VBUS interrupt is level-sensitive, and has no associated interrupt pending flag. The VBUS interrupt will be
active as long as the VBUS signal matches the polarity selected by VBPOL. See Table 5.1 for VBUS input
parameters.
Important Note: When USB is selected as a reset source, a system reset will be generated when the
VBUS signal matches the polarity selected by the VBPOL bit. See Section “7. Reset Sources” on
page 59 for details on selecting USB as a reset source.
Table 5.1. Voltage Regulator Electrical Specifications
VDD = 3.0 V; –40 to +85 °C unless otherwise specified
Parameter
Conditions
Input Voltage Range
Min Typ
2.7 —
Output Voltage
Output Current = 1 to 100 mA
3.0 3.3
VBUS Detection Input Threshold
1.0 1.8
Bias Current
Normal Mode (REGMOD = ‘0’)
—
75
Low Power Mode (REGMOD = ‘1’) —
41
Dropout Voltage (V_DO)*
IDD = 1 mA
IDD = 100 mA
1
100
*Note: The minimum input voltage is 2.70 V or V_DD + V_DO (max load), whichever is greater.
Max
5.25
3.6
4.0
TBD
TBD
Units
V
V
V
µA
mV/mA
Rev. 0.5
33