MC80F0424 Datasheet, PDF (68/135 Pages) List of Unclassifed Manufacturers – 8-BIT SINGLE-CHIP MICROCONTROLLERS

MC80F0424/0432/0448
Preliminary
In addition, 16-bit Compare output mode is available, also.
TM4
7
6
5
4
3
2
1
0
-
- CAP4 T4CK2 TB4TCCKL1 T4CK0 T4CN T4ST
XX
0
XX
XX
X
ADDRESS: 0DC_H
INITIAL VALUE: 00_H
X means the value of "0" or "1" corresponding to user operation
T4CK[2:0]
X_IN PIN
÷2
000
÷4
001
÷8
010
÷ 16
011
÷ 64
100
÷ 256
101
÷ 1024 ₁₁₀
÷ 2048 ₁₁₁
MUX
T4CN
T4ST
0: Stop
1: Clear and start
T4H + T4L
(16-bit)
clear
Comparator
TDR4H + TDR4L
(16-bit)
Higher byte Lower byte
COMPARE DATA
Figure 14-12 Timer 4 for only 16 bit mode
T4IF
TIMER 4
INTERRUPT
14.4 8-bit Capture Mode
The Timer 0 capture mode is set by bit CAP0 of timer mode reg-
ister TM0 (bit CAP1 of timer mode register TM1 for Timer 1) as
shown in Figure 14-13. Likewise, the Timer 2 capture mode is set
by bit CAP2 of timer mode register TM2 (bit CAP3 of timer
mode register TM3 for Timer 3) as shown in Figure 14-14.
The Timer/Counter register is increased in response internal or
external input. This counting function is same with normal timer
mode, and Timer interrupt is generated when timer register T0
(T1, T2, T3) increases and matches TDR0 (TDR1, TDR2,
TDR3).
This timer interrupt in capture mode is very useful when the pulse
width of captured signal is more wider than the maximum period
of Timer.
For example, in Figure 14-16, the pulse width of captured signal
is wider than the timer data value (FF_H) over 2 times. When ex-
ternal interrupt is occurred, the captured value (13_H) is more little
than wanted value. It can be obtained correct value by counting
the number of timer overflow occurrence.
Timer/Counter still does the above, but with the added feature
that a edge transition at external input INTx pin causes the current
value in the Timer x register (T0,T1,T2,T3), to be captured into
registers CDRx (CDR0, CDR1, CDR2, CDR3), respectively. Af-
ter captured, Timer x register is cleared and restarts by hardware.
It has three transition modes: "falling edge", "rising edge", "both
edge" which are selected by interrupt edge selection register
IEDS. Refer to “19.5 External Interrupt” on page 96. In addition,
the transition at INTn pin generate an interrupt.
Note: The CDRn and TDRn are in same address.In the
capture mode, reading operation is read the CDRn, not
TDRn because path is opened to the CDRn.
64
MAR. 2005 Ver 0.2