S6E2C2 Datasheet, PDF (78/207 Pages) Cypress Semiconductor – 32-bit ARM® Cortex®-M4F FM4 Microcontroller

S6E2C2 Series
8. Block Diagram
S6E2C2AH/J/L, S6E2C29H/J/L, S6E2C28H/J/L
TRSTX,TCK,
TDI,TMS
TDO
TRACEDx,
TRACECLK
SWJ-DP ETM/HTM*
TPIU/ETB*
ROM
Table
Cortex-M4　Core I
@200 MHz(Max)
D
FPU MPU NVIC
Sys
INITX
Dual-Timer
Watchdog Timer
(Software)
Clock Reset
Generator
Watchdog Timer
(Hardware)
MainFlash I/F
Trace Buffer
(16 Kbytes)
Security
DualFlash I/F
CSV
CLK
SRAM0
96/144/192 Kbytes
SRAM1
32 Kbytes
SRAM2
32 Kbytes
MainFlash/DualFlash
2 Mbytes(1M+1M)/
1.5 Mbytes(1M+0.5M)/
1 Mbytes(MainOnly)
USB2.0
(Host/
Func)
PHY
USB2.0
(Host/
Func)
PHY
DMAC
8ch.
DSTC
USBVCC0
UDP0,UDM0
UHCONX0
USBVCC1
UDP1,UDM1
UHCONX1
X0
X1
X0A
X1A
CROUT
AVCC,
AVSS,
AVRH,
AVRL
ANxx
ADTGx
TIOAx
TIOBx
AINx
BINx
ZINx
IC0x
FRCK0
DTTI0X
RTO0x
VBAT
VWAKEUP
VREGCTL
RTCCO,
SUBOUT
DAx
Source Clock
Main
Osc
PLL
VBAT Domain
Sub
Osc
CR
100 kHz
CR
4 MHz
12-bit A/D Converter
Unit 0
Unit 1
Unit 2
Base Timer
16-bit 32ch./
32-bit 16ch.
QPRC
4ch.
A/D Activation Compare
6ch.
16-bit Input Capture
4ch.
16-bit Free-run Timer
3ch.
16-bit Output Compare
6ch.
Waveform Generator
3ch.
16-bit PPG
3ch.
Multi-function Timer × 3
VBAT Domain
Real-Time Clock
Port Ctrl.
12-bit D/A Converter
2units
Document Number: 002-05030 Rev.*A
Hi-Speed Quad SPI
External Bus I/F
PRG-CRC
Accelerator
I2S
1unit
GPIO
PIN-Function-Ctrl
MODE-Ctrl
Ethernet-MAC
ch.0
SD-CARD I/F
USB Clock Ctrl
PLL
I2S Clock Ctrl
PLL
LVD Ctrl
IRQ-Monitor
CRC Accelerator
Watch Counter
Deep Standby Ctrl
Peripheral Clock Gating
Low-speed CR Prescaler
External Interrupt
Controller
32-pin + NMI
Multi-function Serial I/F
16ch.
(with FIFO ch.0 to ch.7)
HW flow control(ch.4,5)
Power-On
Reset
LVD
Regulator
I2SMCLK,
I2SWS,
I2SCK
I2SDI
I2SDO
P0x,
P1x,
.
.
.
PFx
MD0,
MD1
ETHVCC
E_TXx,
E_RXx,
E_MDx
S_CLK,S_CMD
S_DATAx
S_CD,S_WP
Q_SCK, Q_CSx
Q_IOx
MADx
MADATAx
MCSXx,MDQMx,
MOEX,MWEX,
MALE,MRDY,
MNALE,MNCLE,
MNWEX,MNREX,
MCLKOUT,MSDWEX,
MSDCLK,MSDCKE,
MRASX,MCASX
C
WKUPx
INTx
NMIX
SCKx
SINx
SOTx
CTSx
RTSx
Page 78 of 207