S6E2C2 Datasheet, PDF (10/207 Pages) Cypress Semiconductor – 32-bit ARM® Cortex®-M4F FM4 Microcontroller

3. Pin Assignments
LQS144
(Top View)
S6E2C2 Series
VCC 1
PA0/RTO20_0/TIOA8_0/AIN2_0/INT00_0/MADATA00_0 2
PA1/RTO21_0/TIOA9_0/BIN2_0/MADATA01_0 3
PA2/RTO22_0/TIOA10_0/ZIN2_0/MADATA02_0 4
PA3/RTO23_0/TIOA11_0/MADATA03_0 5
PA4/RTO24_0/TIOA12_0/MADATA04_0 6
PA5/SIN1_0/RTO25_0/TIOA13_0/INT01_0/MADATA05_0 7
PA6/SOT1_0/DTTI2X_0/MADATA06_0 8
PA7/SCK1_0/IC20_0/MADATA07_0 9
PA8/SIN7_0/IC21_0/INT02_0/WKUP1/MADATA08_0 10
PA9/SOT7_0/IC22_0/MADATA09_0 11
PAA/SCK7_0/IC23_0/MADATA10_0 12
PAB/SCS70_0/FRCK2_0/INT03_0/MADATA11_0 13
PAC/SCS71_0/TIOB8_0/AIN3_0/MADATA12_0 14
PAD/SCK3_0/TIOB9_0/BIN3_0/MADATA13_0 15
PAE/ADTG_0/SOT3_0/TIOB10_0/ZIN3_0/MADATA14_0 16
PAF/SIN3_0/TIOB11_0/INT16_0/MADATA15_0 17
P08/SIN14_0/TIOB12_0/INT17_0/MDQM0_0 18
P09/SOT14_0/TIOB13_0/INT18_0/MDQM1_0 19
P0A/ADTG_1/SCK14_0/AIN2_1/MCLKOUT_0 20
P32/BIN2_1/INT19_0/S_DATA1_0 21
P33/FRCK0_0/ZIN2_1/S_DATA0_0 22
P34/IC03_0/INT00_1/S_CLK_0 23
VCC 24
VSS 25
P35/IC02_0/INT01_1/S_CMD_0 26
P36/IC01_0/INT02_1/S_DATA3_0 27
P37/IC00_0/INT03_1/S_DATA2_0 28
P38/ADTG_2/DTTI0X_0/S_WP_0 29
P39/SIN2_1/RTO00_0/TIOA0_1/AIN3_1/INT16_1/S_CD_0/MAD24_0 30
P3A/SOT2_1/RTO01_0/TIOA1_1/BIN3_1/INT17_1/MAD23_0 31
P3B/SCK2_1/RTO02_0/TIOA2_1/ZIN3_1/INT18_1/MAD22_0/MNALE_0 32
P3C/SIN13_0/RTO03_0/TIOA3_1/INT19_1/MAD21_0/MNCLE_0 33
P3D/SOT13_0/RTO04_0/TIOA4_1/MAD20_0/MNWEX_0 34
P3E/SCK13_0/RTO05_0/TIOA5_1/MAD19_0/MNREX_0 35
VSS 36
LQFP - 144
108 VSS
107 P83/UDP1
106 P82/UDM1
105 USBVCC1
104 P20/NMIX/WKUP0
103 P21/ADTG_4/SIN0_0/INT27_0/CROUT_0
102 P22/AN31/SOT0_0/INT26_0
101 P23/UHCONX1/AN30/SCK0_0/TIOB13_1
100 P24/AN29/TIOA13_1/MAD18_0
99 P25/AN28/INT25_0/MAD17_0
98 P26/MAD16_0
97 P27/AN27/SIN5_0/INT24_0/MAD15_0
96 P28/AN26/SOT5_0/MAD14_0
95 P29/AN25/SCK5_0/MAD13_0
94 P2A/AN24/CTS5_0/MAD12_0
93 P1F/AN15/RTS5_0/TIOB8_1/INT27_1/MAD11_0
92 P1E/AN14/TIOA8_1/INT26_1/MAD10_0
91 P1D/AN13/SCK12_0/TIOB5_2/TRACED3
90 P1C/AN12/SOT12_0/TIOA5_2/TRACED2
89 P1B/AN11/SIN12_0/TIOB4_2/INT11_0/TRACED1
88 P1A/AN10/SCK2_0/TIOA4_2/TRACED0
87 P19/AN09/SOT2_0/TIOB3_2/INT24_1/TRACECLK
86 P18/AN08/SIN2_0/TIOA3_2/INT10_0
85 P17/AN07/SCK11_0/TIOB2_2/ZIN1_2
84 P16/AN06/SOT11_0/TIOA2_2/BIN1_2
83 P15/AN05/SIN11_0/TIOB1_2/AIN1_2/INT09_0
82 P14/AN04/SOT6_1
81 P13/AN03/SIN6_1/INT25_1
80 P12/AN02/SCK10_0/TIOA1_2/ZIN0_2
79 P11/AN01/SOT10_0/TIOB0_2/BIN0_2
78 P10/AN00/SIN10_0/TIOA0_2/AIN0_2/INT08_0
77 AVRH
76 AVRL
75 AVSS
74 AVCC
73 VCC
Note:
− The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number.
For these pins, there are multiple pins that provide the same function for the same channel.
Use the extended port function register (EPFR) to select the pin.
Document Number: 002-05030 Rev.*A
Page 10 of 207