IBIS4-6600 Datasheet, PDF (29/63 Pages) Cypress Semiconductor – High resolution 6.6 M Pixel Rolling shutter CMOS Image sensor

IBIS4-6600
Datasheet
Register Bit
10
Name
BLACK
11
RESET_ALL
1 (0001) 10:0 NROF_PIXELS
2 (0010) 11:0 NROF_LINES
3 (0011) 11:0 INT_TIME
4 (0100) 7:0 DELAY
0:3
DELAY_PIX_VALID
4:7
DELAY_EOL/EOF
5 (0101) 6:0 X_REG
6 (0110) 7:0 Y_REG
7 (0111) 7:0 IMAGE CORE register
1:0
TEST_mode
4:2
X_SUBSAMPLE
7:5
Y_SUBSAMPLE
8 (1000) 9:0 AMPLIFIER register
3:0
GAIN<3:0>
4
UNITY
5
ONE_OUT
6
STANDBY
7:9
DELAY_CLK_AMP
9 (1001) 7:0 DAC_RAW_REG
10 (1010) 7:0 DAC_FINE_REG
11 (1011) 7:0 DAC_DARK_REG
12 (1100) 10:0 ADC register
0
STANDBY_1
1
STANDBY_2
2
ONE
3
SWITCH
Description
0 = normal mode
1 = disconnects column amplifiers from busses,
output of amplifier equals dark reference level
0 = normal mode
1 = continuous reset of all pixels
Number of pixels to count (X direction).
Max. 2222/2 (2210 real + 12 dummy pixels).
Default value <10:0>:”01000000000”
Number of lines to count (Y direction).
Max. 3014 (3002 real + 12 dummy pixels).
Default value <11:0>:”101111000110”
Integration time.
Default value <11:0>:”000000000001”
Delay of sequencer pulses
Default value <7:0>:”00000011”
Delay of PIX_VALID pulse
Delay of EOL/EOF pulses
X start position (0 to 98).
Default value <6:0>:”0000000”
Y start position (0 to 137).
Default value <7:0>:”00000000”
Default value <7:0>:”00000000”
LSB: odd, MSB: even
0 = normal operation
sub-sampling mode in X-direction
sub-sampling mode in X-direction
Default value <9:0>:”0000010000”
Output amplifier gain setting
0 = gain setting by GAIN<3:0>
1 = unity gain setting
0 = two analog outputs
1 = multiplexing to one output (out_1)
0 = normal operation
1 = amplifier in standby mode.
Delay of pixel clock to output amplifier.
Amplifier DAC raw offset.
Default value <7:0>:”10000000”
Amplifier DAC fine offset.
Default value <7:0>:”10000000”
DAC dark reference on output bus.
Default value <7:0>:”10000000”
Default value <10:0>:”00000000000”
0 = normal operation
1 = ADC in standby
0 = multiplexing of two ADC outputs
1 = disable multiplexing
if ONE = 0: delay of output with one
(EXT_CLK = 0) or half (EXT_CLK = 1) clock
cycle
if ONE = 1: switch between two ADCs
Cypress Semiconductor Corporation 3901 North First Street
San Jose, CA 95134
408-943-2600
Contact: [e-mail] Document #: 38-05708 Rev.**(Revision 1.3 )
Page 29 of 63