AMIS-53000 Datasheet, PDF (83/99 Pages) AMI SEMICONDUCTOR – Frequency Agile Transceiver

AMIS-53000 Frequency Agile Transceiver
Data Sheet
Table 97: TX/RX Data Protocols
Modulation
AM
Detector CDR
RSSI
Opt¹
FM (<20kbps) PLL
Yes
FM (>20kbps) FFT
Yes
Preamble
CW
1 0 pattern
3
SOF
Yes²
-------
4
ID/LOP/CRC
See Table 98
See Table 98
See Table 98
Slice
Fixed/Auto
-------------
-------------
Notes:
1. The use of the CDR function to recover the data is recommended for AM/OOK modulation.
2. The SOF for AM modulation is suggested to be 55 (HEX) for NRZ and 0A (HEX) for Manchester encoded data.
3. The preamble for FM (FFT) with NRZ data is a 1 0 repeating pattern. The preamble for FM (FFT) with Manchester encoded data is all 1s or all 0s.
4. A SOF is only required for FM (FFT) when the data is Manchester encoded. The suggested SOF is a pattern of 55 (HEX) or AA (HEX).
Table 98: Interface Data Protocols
TX/RX Data Protocol
Interface Data
Protocol
LOP CRC
N
N
Interface
Active
Data
Stream¹
N
N
Active*
Stream
Y
N
Interrupt
Buffered
Y
Y
Interrupt
Buffered
Comments
Data is streamed out the interface as it is received
* Data is streamed out the interface starting with the wakeup on ID
An interrupt is issued when data reception is complete
An interrupt is issued when data reception is complete
Notes:
1. When the interface uses streaming data, the AMIS-53000 must be the master.
The serial data interface for the AMIS-53000 can be configured to be a 3-wire interface or a 4-wire SPI interface. The AMIS-53000 can
be configured to act as a master or a slave for both receive and transmit operation. Bit 2 in the general options B register allows the
user to select whether DATA will be sampled on the rising, or falling edge of DCLK. The setting for the sampling polarity applies to all
modes.
Table 99: Serial Data Interface Configuration
General Options B
Data Port Configuration
Bit 7
Bit 6
Bit 2
# Port
Pins
AMIS-53000
0
0
X
3
0
1
X
3
1
0
X
4
1
1
X
4
X
X
0
X
X
X
1
X
Master
Slave
Master
Slave
X
X
Edge
Sample
X
X
X
X
Falling
Rising
Pin Function Definition
DCLK
DSSN
DRXTX
Output
Output
I/O
Input
Input
I/O
Output
Output
Output
Input
Input
Output
DOPT
X
X
Input
Input
7.2.1. AMIS-53000 in Master Mode
In receive mode, the DSSN pin will transition low when the AMIS-53000 has received data. Immediately following the transition of
DSSN, the AMIS-53000 will provide a synchronized bit clock on DCLK, and the received data will appear on DRXTX.
In transmit mode, the transition of DSSN is used to signal an external host/controller that the AMIS-53000 is ready for transmit data and
is ready to receive that data on the DRXTX pin. Immediately following the transition of DSSN, the AMIS-53000 will provide a
synchronous clock on DCLK for the host/controller to use for loading transmit data into the AMIS-53000.
AMI Semiconductor – Aug. 05, Rev. 1.0
83
www.amis.com