DS923 Datasheet, PDF (12/56 Pages) Xilinx, Inc – DC and AC Switching Characteristics

Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics
Table 10: Differential SelectIO DC Input and Output Levels
I/O
Standard
V_ICM (V)⁽¹⁾
V_ID(V)⁽²⁾
V_ILHS(3) V_IHHS(3)
V_OCM(V)⁽⁴⁾
V_OD(V)⁽⁵⁾
Min Typ Max Min Typ Max Min
Max Min Typ Max Min Typ Max
SUB_LVDS
0.500 0.900 1.300 0.070 –
–
–
–
0.700 0.900 1.100 0.100 0.150 0.200
SLVS_400_18 0.070 0.200 0.330 0.140 – 0.450
–
–
–
–
–
–
–
–
MIPI_DPHY_
DCI_HS⁽⁷⁾
0.070
–
0.330 0.070 –
–
–0.040
0.460 0.150 0.200 0.250 0.140 0.200 0.270
Notes:
1. V_ICM is the input common mode voltage.
2. V_ID is the input differential voltage (Q – Q).
3. V_IHHS and V_ILHS are the single-ended input high and low voltages, respectively.
4. V_OCM is the output common mode voltage.
5. V_OD is the output differential voltage (Q – Q).
6. LVDS is specified in Table 15.
7.
High-speed option
acceptable as long
for
as
tMhIePVI__IN^{DPsHpeYc_iDficCaIt.ioTnheisVaI}l^Dsommaxeitm. ^um
is
aligned
with
the
standard’s
specification.
A
higher
V_ID
is
Table 11: Complementary Differential SelectIO DC Input and Output Levels for the I/O Banks⁽¹⁾
I/O Standard
Min
V_ICM (V)⁽²⁾
Typ
Max
V_ID (V)⁽³⁾
Min Max
V_OL (V)⁽⁴⁾
Max
V_OH (V)⁽⁵⁾
Min
I_OL I_OH
mA mA
DIFF_HSTL_I
0.680
V_CCO/2 (V_CCO/2) + 0.150 0.100 –
0.400
V_CCO – 0.400
5.8 –5.8
DIFF_HSTL_I_12
0.400 x V_CCO V_CCO/2 0.600 x V_CCO 0.100 –
0.250 x V_CCO
0.750 x V_CCO
4.1 –4.1
DIFF_HSTL_I_18 (V_CCO/2) – 0.175 V_CCO/2 (V_CCO/2) + 0.175 0.100 –
0.400
V_CCO – 0.400
6.2 –6.2
DIFF_HSUL_12
(V_CCO/2) – 0.120 V_CCO/2 (V_CCO/2) + 0.120 0.100 –
20% V_CCO
80% V_CCO
0.1 –0.1
DIFF_SSTL12
(V_CCO/2) – 0.150 V_CCO/2 (V_CCO/2) + 0.150 0.100 – (V_CCO/2) – 0.150 (V_CCO/2) + 0.150 8.0 –8.0
DIFF_SSTL135
(V_CCO/2) – 0.150 V_CCO/2 (V_CCO/2) + 0.150 0.100 – (V_CCO/2) – 0.150 (V_CCO/2) + 0.150 9.0 –9.0
DIFF_SSTL15
(V_CCO/2) – 0.175 V_CCO/2 (V_CCO/2) + 0.175 0.100 – (V_CCO/2) – 0.175 (V_CCO/2) + 0.175 10.0 –10.0
DIFF_SSTL18_I (V_CCO/2) – 0.175 V_CCO/2 (V_CCO/2) + 0.175 0.100 – (V_CCO/2) – 0.470 (V_CCO/2) + 0.470 7.0 –7.0
Notes:
1. DIFF_POD10 and DIFF_POD12 HP I/O bank specifications are shown in Table 12, Table 13, and Table 14.
2. V_ICM is the input common mode voltage.
3. V_ID is the input differential voltage.
4. V_OL is the single-ended low-output voltage.
5. V_OH is the single-ended high-output voltage.
Table 12: DC Input Levels for Differential POD10 and POD12 I/O Standards⁽¹⁾⁽²⁾
I/O Standard
Min
V_ICM (V)
Typ
Max
Min
V_ID (V)
DIFF_POD10
0.63
0.70
0.77
0.14
DIFF_POD12
0.76
0.84
0.92
0.16
Max
–
–
Notes:
1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the UltraScale Architecture
SelectIO Resources User Guide (UG571).
DS923 (v1.0) April 20, 2016
Advance Product Specification
www.xilinx.com
Send Feedback
12