English
Language : 

W83787IF Datasheet, PDF (6/123 Pages) Winbond – WINBOND I/O WITH SERIAL-INFRARED SUPPORT
W83787IF
Serial Port Interface, continued
SYMBOL PIN I/O
RTSA
HPRTAS1
36 I/O
RTSB
HURBS0
45 I/O
FUNCTION
UART A Request To Send. An active low informs the modem or data
set that the controller is ready to send data.
During power-on reset, this pin is pulled up internally and is defined as
HPRTAS1. It is used for setting the address of the parallel port. (See
Table 1-3.)
UART B Request To Send. An active low informs the modem or data
set that the controller is ready to send data.
During power-on reset, this pin is pulled down internally and is defined
as HURBS0. It is used for setting the I/O address of UART B. (See
Table 1-2.)
1.3 Game Port/Power Down Interface
Bit 4 of CR3 (GMODS0) determines whether the game port is in Adapter mode or Portable mode
(default is Adapter mode).
Game I/O port address is 201h.
SYMBOL
GMRD
PFDCEN
HEFERE
GMWR
PEXTEN
HPRTM0
PIN I/O
FUNCTION
41 O Adapter mode: Game port read control signal.
O Portable mode: When parallel port is selected as Extension
I
FDD/Extension 2FDD mode, this pin will be active. The active state is
dependent on bit 7 of CRA (PFDCACT), and default is low active.
During power-on reset, this pin is pulled up internally and is defined as
HEFERE for determining whether Extended Function Enable Register
enable value is 88h or 89h. If the HEFERE= H (default) at power-on
reset, then EFER enable value is 89h. If HEFERE = L at power-on
reset, the enable value is 88h.
39 O Adapter mode: Game port write control signal.
O Portable mode: When a particular extended mode is selected for the
I
parallel port, this pin will be active. The extended modes include
Extension Adapter mode, EPP mode, ECP mode, and ECP/EPP mode,
which are selected using bit 3 - bit 0 of CRA. The active state is
dependent on bit 6 of CRA (PEXTACT); the default is low active.
During power-on reset, this pin is pulled down internally and is defined
as HPRTM0. It is used to determine the mode of the parallel port. (See
Table 1-1.)
Publication Release Date:Sep 1995
-6-
Revision A1