English
Language : 

W83787IF Datasheet, PDF (5/123 Pages) Winbond – WINBOND I/O WITH SERIAL-INFRARED SUPPORT
W83787IF
1.2 Serial Port Interface
SYMBOL PIN I/O
FUNCTION
CTSA
CTSB
34 I Clear To Send is the modem control input.
47
The function of these pins can be tested by reading Bit 4 of the
handshake status register.
DSRA
DSRB
33 I Data Set Ready. An active low indicates the modem or data set is ready
48
to establish a communication link and transfer data to the UART.
DCDA
DCDB
32 I Data Carrier Detect. An active low indicates the modem or data set has
49
detected a data carrier.
RIA
RIB
SINA
SINB
IRRX1
31 I Ring Indicator. An active low indicates that a ring signal is being
50
received by the modem or data set.
30 I Serial Input. Used to receive serial data from the communication link.
42
SINB can be programmed by CR0D register as input pin IRRX1 for
serial infrared communication
SOUTA
HURAS1
38 I/O UART A Serial Output. Used to transmit serial data out to the
communication link.
During power-on reset, this pin is pulled up internally and is defined as
HURAS1, which is used for selecting the I/O address of the UART A.
(See Table 1-2.)
SOUTB
HURBS1
IRTX1
43 I/O UART B Serial Output. Used to transmit serial data out to the
communication link. SOUTB can be programmed by CR0D register as
output pin IRTX1 for serial infrared communication.
O
During power-on reset, this pin is pulled up internally and is defined as
HURBS1, which is used for selecting the I/O address of UARTB. (See
Table 1-2.)
DTRA
HPRTAS0
35 I/O UART A Data Terminal Ready. An active low informs the modem or
data set that the controller is ready to communicate.
During power-on reset, this pin is pulled down internally and is defined
as HPRTAS0. It is used for selecting the address of the parallel port.
(See Table 1-3.)
DTRB
HURAS0
46 I/O UART B Data Terminal Ready. An active low informs the modem or
data set that controller is ready to communicate.
During power-on reset, this pin is pulled down internally and is defined
as HURAS0. It is used for setting the I/O address of UART A. (See
Table 1-2.)
Publication Release Date:Sep 1995
-5-
Revision A1