SMJ320C40_15 Datasheet, PDF (53/65 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSORS

SMJ320C40, TMP320C40
DIGITAL SIGNAL PROCESSORS
SGUS017H -- OCTOBER 1993 -- REVISED OCTOBER 2001
timing parameters for communication-token transfer sequence, output to an input port [P = t_c(H)]^†
(see Figure 26)
NO.
’320C40-40*
’320C40-50^*
’320C40-60*
UNIT
MIN
MAX
MIN
MAX
1^† t_d(CRQL-CAL)T
Delay time, CREQx low to start of CACKx going low for
token-request acknowledge
P+5 2P+26
P+5 2P+22 ns
2^† t_{d(CRDYL-CAL)T}
Delay time, start of CRDYx low at end of word transfer out to
start of CACKx going low
P+6 2P+27
P+6 2P+27 ns
3 t_d(CAL-CD)I
Delay time, start of CACKx going low to CxD7--CxD0 change
from outputs to inputs
0.5P--8
0.5P+8 0.5P--8
0.5P+8
ns
4 t_d(CAL-CRDY)T
Delay time, start of CACKx going low to CRDYx change from
an input to output, high level
0.5P--8
0.5P+8 0.5P--8
0.5P+8
ns
5^† t_d(CRQH-CRQ)T
Delay time, CREQx high to CREQx change from an input to
output, high level
4
22
4
22 ns
6^† t_d(CRQH-CA)T
Delay time, start of CREQx high to CACKx change from
output to an input
4
22
4
22 ns
7^† t_d(CRQH-CS)T
Delay time, start of CREQx high to CSTRBx change from
output to an input
4
22
4
22 ns
8^† t_{d(CRQH-CRQL)T}
Delay time, CREQx high to CREQx low for the next token
request
P--4 2P+8
P--4 2P+8 ns
† _{These timing parameters result from synchronizer delays and are referenced from the falling edge of H1. The inputs (that cause the output-signal}
pins to change values) are sampled on H1 falling. The minimum delay occurs when the input condition occurs just before H1 falling, and the
maximum delay occurs when the input condition occurs just after H1 falling.
* On products compliant to MIL-PRF-38535, this parameter is not production tested.
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251--1443
53