DRV8702D-Q1 Datasheet, PDF (40/66 Pages) Texas Instruments – Automotive Half-Bridge Gate Driver

DRV8702D-Q1, DRV8703D-Q1
SLVSDX8 – MARCH 2017
www.ti.com
Programming (continued)
7.5.1.2 SPI Format
The SDI input-data word is 16 bits long and consists of the following format:
• 1 read or write bit, W (bit 15)
• 4 address bits, A (bits 14 through 11)
• 3 don't care bits, X (10 through 8)
• 8 data bits, D (7:0)
The SDO output-data word is 16 bits long and the first 8 bits are don’t care bits. The data word is the content of
the register being accessed.
For a write command (W0 = 0), the response word on the SDO pin is the data currently in the register being
written to.
For a read command (W0 = 1), the response word is the data currently in the register being read.
Table 11. SDI Input Data Word Format
R/W
ADDRESS
DON'T CARE
DATA
B15 B14 B13 B12 B11 B10 B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
W0 A3
A2
A1
A0
X
X
X
D7
D6
D5
D4
D3
D2
D1
D0
Table 12. SDO Output Data Word Format
DON'T CARE
DATA
B15 B14 B13 B12 B11 B10 B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
X
X
X
X
X
X
X
X
D7
D6
D5
D4
D3
D2
D1
D0
nSCS
SCLK
SDI
X
MSB
LSB
X
SDO
Z
MSB
LSB
Z
Capture
Point
Propagate
Point
Figure 46. SPI Transaction
The SCLK pin should be low at power-up of the device for reliable SPI transaction. If the SCLK pin cannot be
guaranteed to be low at power-up, TI recommends performing a dummy SPI-read transaction (of any register)
after power-up to ensure reliable subsequent transactions. Data read from this dummy read transaction should
be discarded.
40
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: DRV8702D-Q1 DRV8703D-Q1