|
LM3S5739 Datasheet, PDF (30/856 Pages) Texas Instruments – Stellaris® LM3S5739 Microcontroller | |||
|
◁ |
Revision History
Table 1. Revision History (continued)
Date
September 2010
Revision
7783
Description
â Reorganized ARM Cortex-M3 Processor Core, Memory Map and Interrupts chapters, creating two
new chapters, The Cortex-M3 Processor and Cortex-M3 Peripherals. Much additional content was
added, including all the Cortex-M3 registers.
â Changed register names to be consistent with StellarisWare names: the Cortex-M3 Interrupt Control
and Status (ICSR) register to the Interrupt Control and State (INTCTRL) register, and the
Cortex-M3 Interrupt Set Enable (SETNA) register to the Interrupt 0-31 Set Enable (EN0) register.
â In the Internal Memory chapter:
â Added clarification of instruction execution during Flash operations.
â Deleted ROM Version (RMVER) register as it is not used.
â In the GPIO chapter:
â Renamed the GPIO High-Speed Control (GPIOHSCTL) register to the GPIO High-Performance
Bus Control (GPIOHBCTL) register.
â Added clarification about the operation of the Advanced High-Performance Bus (AHB) and the
legacy Advanced Peripheral Bus (APB).
â Modified Figure 9-1 on page 360 and Figure 9-2 on page 361 to clarify operation of the GPIO
inputs when used as an alternate function.
â Corrected GPIOAMSEL bit field in GPIO Analog Mode Select (GPIOAMSEL) register to be
eight-bits wide, bits[7:0].
â In General-Purpose Timers chapter, clarified operation of the 32-bit RTC mode.
â Numerous improvements and clarifications to the USB chapter. Also corrected definitions for bits
2 and 5 in the USBIE register.
â In Electrical Characteristics chapter:
â Added "Input voltage for a GPIO configured as an analog input" value to Table 22-1 on page 790.
â Added ILKG parameter (GPIO input leakage current) to Table 22-4 on page 791.
â Corrected values for tCLKRF parameter (SSIClk rise/fall time) in Table 22-22 on page 801.
â Added dimensions for Tray and Tape and Reel shipping mediums.
June 2010
7403
â Corrected base address for SRAM in architectural overview chapter.
â Clarified system clock operation, adding content to âClock Controlâ on page 178.
â Clarified CAN bit timing examples.
â In Signal Tables chapter, added table "Connections for Unused Signals."
â In "Reset Characteristics" table, corrected value for supply voltage (VDD) rise time.
â Additional minor data sheet clarifications and corrections.
April 2010
7021
â Added caution note to the I2C Master Timer Period (I2CMTPR) register description and changed
field width to 7 bits.
â Added note about RST signal routing.
â Clarified the function of the TnSTALL bit in the GPTMCTL register.
â Additional minor data sheet clarifications and corrections.
30
November 17, 2011
Texas Instruments-Production Data
|
▷ |