DS90UH928Q-Q1 Datasheet, PDF (27/69 Pages) Texas Instruments – 5 MHz to 85 MHz 24-bit Color FPD-Link III to FPD-Link Deserializer With HDCP

www.ti.com
DS90UH928Q-Q1
SNLS440C – MARCH 2013 – REVISED JULY 2016
Feature Description (continued)
3. On the serializer, read from HDCP_ISR register 0xC7 to arm the interrupt for the first time.
4. When INTB_IN is set LOW, the INTB pin on the serializer also pulls low, indicating an interrupt condition.
5. The external controller detects INTB = LOW and reads the HDCP_ISR register (Table 8) to determine the
interrupt source. Reading this register also clears and resets the interrupt.
The INTB_IN signal is sampled and required approximately 8.6 µs of the minimum setup and hold time.
8.6 µs = 30 bit per back channel fram / ( 5 Mbps rate × ±30% Variation) = 30 / (5e6 × 0.7)
Note that -30% is the worst case.
8.3.15 General-Purpose I/O
8.3.15.1 GPIO[3:0]
In normal operation, GPIO[3:0] may be used as general purpose IOs in either forward channel (outputs) or back
channel (inputs) mode. GPIO modes may be configured from the registers (Table 8). GPIO[1:0] are dedicated
pins and GPIO[3:2] are shared with I2S_DC and I2S_DD respectively. Note: if the DS90UH928Q-Q1 is paired
with a DS90UH925Q-Q1 serializer, the devices must be configured into 18-bit mode to allow usage of GPIO pins
on the serializer. To enable 18-bit mode, set serializer register 0x12[2] = 1. 18-bit mode will be auto-loaded into
the deserializer from the serializer. See Table 2 for GPIO enable and configuration.
DESCRIPTION
GPIO3
GPIO2
GPIO1/GPIO1
(SER/DES)
GPO_REG5/GPIO1
(SER/DES)
GPIO0/GPIO0
(SER/DES)
GPO_REG4/GPIO0
(SER/DES)
Table 1. DS90UH925Q-Q1 GPIO Enable and Configuration
DEVICE
DS90UH925Q-Q1
DS90UH928Q-Q1
DS90UH925Q-Q1
DS90UH928Q-Q1
DS90UH925Q-Q1
DS90UH928Q-Q1
DS90UH925Q-Q1
DS90UH928Q-Q1
DS90UH925Q-Q1
DS90UH928Q-Q1
DS90UH925Q-Q1
DS90UH928Q-Q1
FORWARD CHANNEL
0x0F = 0x03
0x1F = 0x05
0x0E = 0x30
0x1E = 0x50
N/A
N/A
0x10 = 0x03
0x1E = 0x05
N/A
N/A
0x0F = 0x30
0x1D = 0x05
BACK CHANNEL
0x0F = 0x05
0x1F = 0x03
0x0E = 0x50
0x1E = 0x30
0x0E = 0x05
0x1E = 0x03
N/A
N/A
0x0D = 0x05
0x1D = 0x03
N/A
N/A
DESCRIPTION
GPIO3
GPIO2
GPIO1
GPIO0
Table 2. DS90UH927Q-Q1 GPIO Enable and Configuration
DEVICE
DS90UH927Q-Q1
DS90UH928Q-Q1
DS90UH927Q-Q1
DS90UH928Q-Q1
DS90UH927Q-Q1
DS90UH928Q-Q1
DS90UH927Q-Q1
DS90UH928Q-Q1
FORWARD CHANNEL
0x0F = 0x03
0x1F = 0x05
0x0E = 0x30
0x1E = 0x50
0x0E = 0x03
0x1E = 0x05
0x0D = 0x03
0x1D = 0x05
BACK CHANNEL
0x0F = 0x05
0x1F = 0x03
0x0E = 0x50
0x1E = 0x30
0x0E = 0x05
0x1E = 0x03
0x0D = 0x05
0x1D = 0x03
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DS90UH928Q-Q1
Submit Documentation Feedback
27