DS90UH928Q-Q1 Datasheet, PDF (26/69 Pages) Texas Instruments – 5 MHz to 85 MHz 24-bit Color FPD-Link III to FPD-Link Deserializer With HDCP

DS90UH928Q-Q1
SNLS440C – MARCH 2013 – REVISED JULY 2016
Feature Description (continued)
www.ti.com
F0L0
PD1
Cell Value 010
LSB=001
Frame = 0, Line = 0
Pixel Data one
R[7:2]+0, G[7:2]+1, B[7:2]+0
three lsb of 9 bit data (8 to 9 for Hi-Frc)
Pixel Index PD1 PD2 PD3 PD4 PD5 PD6 PD7 PD8
LSLBS=B00=1001
F0L0
010
000
000
000
000
000
010
000
F0L1
101
000
000
000
101
000
000
000
F0L2
000
000
010
000
010
000
000
000
F0L3
000
000
101
000
000
000
101
000
F1L0
F1L1
F1L2
F1L3
000
000
000
000
000
000
000
000
000
111
000
000
000
111
000
000
000
000
000
000
000
000
000
000
000
000
000
111
000
000
000
111
F2L0
F2L1
F2L2
F2L3
000
000
010
000
010
000
000
000
000
000
101
000
000
000
101
000
010
000
000
000
000
000
010
000
101
000
000
000
101
000
000
000
F3L0
F3L1
F3L2
F3L3
000
000
000
000
000
000
000
000
000
000
000
111
000
000
000
111
000
000
000
000
000
000
000
000
000
111
000
000
000
111
000
000
Figure 23. Default FRC Algorithm
R = 4/32
G = 4/32
B = 4/32
R = 4/32
G = 4/32
B = 4/32
R = 4/32
G = 4/32
B = 4/32
R = 4/32
G = 4/32
B = 4/32
8.3.12 Serial Link Fault Detect
The DS90UH928Q-Q1 can detect fault conditions in the FPD-Link III interconnect. If a fault condition occurs, the
Link Detect Status is 0 (cable is not detected) on bit 0 of address 0x1C (Table 8). The device will detect any of
the following conditions:
1. Cable open
2. RIN+ to - short
3. RIN+ to GND short
4. RIN- to GND short
5. RIN+ to battery short
6. RIN- to battery short
7. Cable is linked incorrectly (RIN+/RIN- connections reversed)
NOTE
The device will detect any of the above conditions, but does not report specifically which
one has occurred.
8.3.13 Oscillator Output
The deserializer provides an optional TxCLKOUT± output when the input clock (serial stream) has been lost.
This is based on an internal oscillator and may be controlled from register 0x02, bit 5 (OSC Clock Output Enable)
Table 8.
8.3.14 Interrupt Pin (INTB / INTB_IN)
1. Read ISR register 0xC7 (Table 8)
2. On the serializer, set register (HDCP_ICR) 0xC6[5] = 1 and 0xC6[0] = 1 (Table 8) to configure the interrupt.
26
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DS90UH928Q-Q1