MSP430F6779A Datasheet, PDF (10/176 Pages) Texas Instruments – Polyphase Metering SoCs

MSP430F6779A, MSP430F6778A, MSP430F6777A, MSP430F6776A, MSP430F6775A
MSP430F6769A, MSP430F6768A, MSP430F6767A, MSP430F6766A, MSP430F6765A
MSP430F6749A, MSP430F6748A, MSP430F6747A, MSP430F6746A, MSP430F6745A
SLAS982 – MAY 2014
www.ti.com
4.2 Signal Descriptions
Table 4-3 describes the signals for all devices in the PEU package. See Table 4-4 for the signals in the
PZ package.
TERMINAL
NAME
XIN
XOUT
AUXVCC3
RTCCAP1
RTCCAP0
Table 4-3. Terminal Functions – PEU Package
NO. I/O⁽¹⁾
PEU
DESCRIPTION
1 I/O _{Input terminal for crystal oscillator}
2 I/O _{Output terminal for crystal oscillator}
3
Auxiliary power supply AUXVCC3 for backup subsystem
4
I _{External time capture pin 1 for RTC_C}
5
I _{External time capture pin 0 for RTC_C}
P1.5/SMCLK/CB0/A5
General-purpose digital I/O with port interrupt
6 I/O ^{SMCLK clock output}
Comparator_B input CB0
Analog input A5 - 10-bit ADC
P1.4/MCLK/CB1/A4
General-purpose digital I/O with port interrupt
7 I/O ^{MCLK clock output}
Comparator_B input CB1
Analog input A4 - 10-bit ADC
P1.3/ADC10CLK/A3
General-purpose digital I/O with port interrupt
8 I/O _{ADC10_A clock output}
Analog input A3 - 10-bit ADC
P1.2/ACLK/A2
General-purpose digital I/O with port interrupt
9 I/O _{ACLK clock output}
Analog input A2 - 10-bit ADC
P1.1/TA2.1/VeREF+/A1
General-purpose digital I/O with port interrupt
10 I/O ^{Timer TA2 CCR1 capture: CCI1A input, compare: Out1 output}
Positive terminal for the ADC's reference voltage for an external applied reference voltage
Analog input A1 - 10-bit ADC
P1.0/TA1.1/VeREF-/A0
General-purpose digital I/O with port interrupt
11 I/O ^{Timer TA1 CCR1 capture: CCI1A input, compare: Out1 output}
Negative terminal for the ADC's reference voltage for an external applied reference voltage
Analog input A0 - 10-bit ADC
P2.4/PM_TA2.0
12 I/O ^{General-purpose digital I/O with port interrupt and mappable secondary function}
Default mapping: Timer TA2 capture CCR0: CCI0A input, compare: Out0 output
P2.5/PM_UCB0SOMI/
PM_UCB0SCL
General-purpose digital I/O with port interrupt and mappable secondary function
13 I/O _{Default mapping: eUSCI_B0 SPI slave out master in}
Default mapping: eUSCI_B0 I²C clock
(1) I = input, O = output
10
Terminal Configuration and Functions
Copyright © 2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F6779A MSP430F6778A MSP430F6777A MSP430F6776A MSP430F6775A
MSP430F6769A MSP430F6768A MSP430F6767A MSP430F6766A MSP430F6765A MSP430F6749A
MSP430F6748A MSP430F6747A MSP430F6746A MSP430F6745A