SMJ34020A Datasheet, PDF (48/92 Pages) Texas Instruments – GRAPHICS SYSTEM PROCESSOR

SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011B – APRIL 1991 – REVISED AUGUST 1995
cycle timing examples (continued)
HA / HBS
HCS
HREAD
HWRITE
HRDY
(see Note A)
DATA
(out)
HOE
Previous Read
Valid
Local-Memory Host Read Cycle
Q4 Q1 Q2 Q3 Q4† Q1 Q2 Q3 Q4 Q1
HDST
LAD
GI
CAMD
RCA
Row
Column
SF
ALACH
RAS
CAS
WE
TR / QE
DDIN
DDOUT
LRDY
SIZE16
PGMD
BUSERR
R0
R1
† _{See clock stretch, page 20.}
NOTE A: HRDY goes high at the start of Q2; however, data is not strobed into
the external latches until the start of Q4 when HDST goes high.
Figure 20. Host-Read-Cycle Timing (Random/Same Accesses, not From SMJ34020A I/O Registers)
48
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443