SMJ34020A Datasheet, PDF (47/92 Pages) Texas Instruments – GRAPHICS SYSTEM PROCESSOR

SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011B – APRIL 1991 – REVISED AUGUST 1995
cycle timing examples (continued)
In Figure 20, the host-access request is synchronized to the SMJ34020A at the beginning of Q4 so that the
local-memory cycle can begin in Q1. If the external host-access request occurs after the setup time requirement
before Q4, the request is not considered until the next Q4 cycle. In order to provide back-to-back accesses as
indicated in this example, the host must remove HCS on receipt of HRDY and reassert it before Q4 (it can also
remove and reassert HREAD with HCS).
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
47