SMJ34020A Datasheet, PDF (45/92 Pages) Texas Instruments – GRAPHICS SYSTEM PROCESSOR

SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011B – APRIL 1991 – REVISED AUGUST 1995
cycle timing examples (continued)
Host-Default
Cycle
Beginning
of Cycle
Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
LCLK1
LCLK2
LAD
Hi-Z
GI
R0
R1
CAMD
RCA
SF
ALTCH
RAS
CAS
WE
TR / QE
DDIN
DDOUT
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Row
LRDY
SIZE16
PGMD
BUSFLT
HOE
Hi-Z
HDST
Hi-Z
Figure 18. Multiprocessor-Interface-Cycle Timing (High-Impedance Signals)
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
45