CD00161566 Datasheet, PDF (69/105 Pages) STMicroelectronics – nullMedium-density performance line ARM-based 32-bit MCU

STM32F103x8, STM32F103xB
Electrical characteristics
Figure 31. Recommended NRST pin protection
External
reset circuit⁽¹⁾
VDD
NRST⁽²⁾
RPU
0.1 µF
Internal reset
Filter
5.3.15
STM32F10x
ai14132d
2. The reset network protects the device against parasitic resets.
3.
The user must ensure that the
Table 38. Otherwise the reset
wleilvl ^{enlootnbethteakNeRnSinTtopiancccaonungtobbyetlhoewdtheevicVeIL}. ^(NRST)
max
level
specified
in
TIM timer characteristics
The parameters given in Table 39 are guaranteed by design.
Refer to Section 5.3.12: I/O current injection characteristics for details on the input/output
alternate function characteristics (output compare, input capture, external clock, PWM
output).
Table 39. TIMx⁽¹⁾ characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
t_res(TIM)
f_EXT
Timer resolution time
f_TIMxCLK = 72 MHz
Timer external clock
frequency on CH1 to CH4 _{fTIMxCLK = 72 MHz}
1
13.9
0
0
-
-
f_TIMxCLK/2
36
Res_TIM Timer resolution
-
16
t_COUNTER
16-bit counter clock period
1
when internal clock is
selected
f_TIMxCLK = 72 MHz 0.0139
65536
910
-
t_{MAX_COUNT} Maximum possible count _{fTIMxCLK = 72 MHz}
-
65536 × 65536
59.6
1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.
t_TIMxCLK
ns
MHz
MHz
bit
t_TIMxCLK
µs
t_TIMxCLK
s
DocID13587 Rev 16
69/105
104