C8051F50X Datasheet, PDF (114/312 Pages) Silicon Laboratories – Mixed Signal ISP Flash MCU Family

C8051F50x-F51x
Table 13.3. Special Function Registers (Continued)
SFRs are listed in alphabetical order. All undefined SFR locations are reserved
Register
Address
Description
IT01CF
0xE4
INT0/INT1 Configuration
LIN0ADR
0xD3
LIN0 Address
LIN0CF
0xC9
LIN0 Configuration
LIN0DAT
0xD2
LIN0 Data
OSCICN
0xA1
Internal Oscillator Control
OSCICRS
0xA2
Internal Oscillator Coarse Control
OSCIFIN
0x9E
Internal Oscillator Fine Calibration
OSCXCN
0x9F
External Oscillator Control
P0
0x80
Port 0 Latch
P0MASK
0xF2
Port 0 Mask Configuration
P0MAT
0xF1
Port 0 Match Configuration
P0MDIN
0xF1
Port 0 Input Mode Configuration
P0MDOUT
0xA4
Port 0 Output Mode Configuration
P0SKIP
0xD4
Port 0 Skip
P1
0x90
Port 1 Latch
P1MASK
P1MAT
P1MDIN
P1MDOUT
P1SKIP
P2
P2MASK
P2MAT
P2MDIN
P2MDOUT
P2SKIP
P3
P3MASK
P3MAT
P3MDIN
P3MDOUT
P3SKIP
P4
P4MDOUT
PCA0CN
PCA0CPH0
0xF4
0xF3
0xF2
0xA5
0xD5
0xA0
0xB2
0xB1
0xF3
0xA6
0xD6
0xB0
0xAF
0xAE
0xF4
0xAE
0xD7
0xB5
0xAF
0xD8
0xFC
Port 1 Mask Configuration
Port 1 Match Configuration
Port 1 Input Mode Configuration
Port 1 Output Mode Configuration
Port 1 Skip
Port 2 Latch
Port 2 Mask Configuration
Port 2 Match Configuration
Port 2 Input Mode Configuration
Port 2 Output Mode Configuration
Port 2 Skip
Port 3 Latch
Port 3 Mask Configuration
Port 3 Match Configuration
Port 3 Input Mode Configuration
Port 3 Output Mode Configuration
Port 3 Skip
Port 4 Latch
Port 4 Output Mode Configuration
PCA Control
PCA Capture 0 High
114
Rev. 1.1
Page
128
208
208
209
168
169
169
173
191
187
187
192
192
193
193
188
188
194
194
195
195
189
189
196
196
197
197
190
190
198
198
199
199
200
300
305