GS4911B Datasheet, PDF(84/119 Page) Gennum Corporation – HD/SD/Graphics Clock and Timing Generator with GENLOCK

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

GS4911B Datasheet, PDF (84/119 Pages) Gennum Corporation – HD/SD/Graphics Clock and Timing Generator with GENLOCK

◁

Table 3-13: Configuration and Status Registers (Continued)

Genlock_Control

Address

16h

Bit

15-7

Description

R/W

Reserved. Set these bits to zero when writing to

16h.

Update_Custom_V_Clock - this bit is used to update R/W

the custom video clock parameters programmed in

registers 20h to 23h of the host interface. All

non-zero parameters in these registers will be

updated via a LOW to HIGH transition on this bit.

This bit is also used to enable the Extended Audio

Mode of the device.

Genlock_From_Host - set this bit HIGH to enable

R/W

video genlock control via the Host Interface instead

of the external GENLOCK pin (see bit 0 of this

Reference: Section 3.2 on page 37

F_Lock_Mask - if this bit is set HIGH, the

R/W

GS4911B/GS4910B will ignore the status of F_Lock

(bit 4 of register 15h) when determining the status

of Reference_Lock (bit 5 of register 15h).

Reference: Section 3.6.1 on page 50

V_Lock_Mask - if this bit is set HIGH, the

R/W

GS4911B/GS4910B will ignore the status of V_Lock

(bit 3 of register 15h) when determining the status

of Reference_Lock (bit 5 of register 15h).

Reference: Section 3.6.1 on page 50

H_Lock_Mask - if this bit is set HIGH, the

R/W

GS4911B/GS4910B will ignore the status of H_Lock

(bit 2 of register 15h) when determining the status

of Reference_Lock (bit 5 of register 15h).

Reference: Section 3.6.1 on page 50

Drift_Crash - when this bit is set HIGH, the

R/W

generated video clock will drift lock to a new input

reference rather than crash lock.

Reference: Section 3.6.3 on page 58

GENLOCK - this bit may be used instead of the

R/W

external pin to Genlock the output video format to

the input reference. This bit will be ignored if bit 5

of this register is LOW.

Reference: Section 3.2 on page 37

Default

GS4911B/GS4910B HD/SD/Graphics Clock and Timing

Generator with GENLOCK

Data Sheet

36655 - 5

June 2009

84 of 119

▷