English
Language : 

K5P2880YCM Datasheet, PDF (8/29 Pages) Samsung semiconductor – Multi-Chip Package MEMORY 128M Bit 16Mx8 Nand Flash Memory / 8M Bit 1Mx8/512Kx16 Full CMOS SRAM
K5P2880YCM - T085
BLOCK ERASE
The Erase operation is done on a block(8K Byte) basis. Block address loading is accomplished in two cycles initiated by an Erase
Setup command(60h). Only address A14 to A23 is valid while A9 to A13 is ignored. The Erase Confirm command(D0h) following the
block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command
ensures that memory contents are not accidentally erased due to external noise conditions.
At the rising edge of WE after the erase confirm command input, the internal write state-control handles erase and erase-verify.
When the erase operation is completed, the Write Status Bit(I/O 0) may be checked.
Figure 6 details the sequence.
Figure 6. Block Erase Operation
R/B
tBERS
I/O0 ~ 7
60h
Address Input(2Cycle)
D0h
70h
Block Add. : A9 ~ A23
I/O0
Pass
Fail
READ STATUS
The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether
the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs
the content of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows
the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE
does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register
remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read
cycle, a read command(00h or 50h) should be given before sequential page read cycle.
Table4. Read Status Register Definition
I/O #
I/O0
Status
Program / Erase
I/O1
I/O2
Reserved for Future
I/O3
Use
I/O4
I/O5
I/O6
Device Operation
I/O7
Write Protect
Definition
"0" : Successful Program / Erase
"1" : Error in Program / Erase
"0"
"0"
"0"
"0"
"0"
"0" : Busy
"1" : Ready
"0" : Protected
"1" : Not Protected
-8-
Revision 0.0
June. 2001