RX230 Datasheet, PDF (12/177 Pages) Renesas Technology Corp – 54-MHz 32-bit RX MCUs, built-in FPU, 88.56 DMIPS, up to 512-KB flash memory

RX230 Group, RX231 Group
1.3 Block Diagram
Figure 1.2 shows a block diagram.
1. Overview
SDHIa
RSCAN
CTSU
LPT
ROM
RAM
ICUb
DTCa
DMACA
× 4 channels
RX CPU
MPU
Clock
generation
circuit
ICUb:
Interrupt controller
DTCa:
Data transfer controller
DMACA: DMA controller
BSC:
Bus controller
WDTA: Watchdog timer
IWDTa: Independent watchdog timer
ELC:
Event link controller
CRC:
CRC (cyclic redundancy check) calculator
SCIg/SCIh: Serial communications interface
RSPIa: Serial peripheral interface
SSI:
Serial sound interface
RIICa:
I²C bus interface
TPUa:
16-bit timer pulse unit
Figure 1.2
Block Diagram
R01DS0261EJ0110 Rev.1.10
Oct 30, 2015
E2 DataFlash
WDTA
IWDTa
ELC
CRC
SCIg × 6 channels
(including IrDA × 1 channel)
SCIh × 1 channel
RSPIa × 1 channel
RIICa × 1 channel
SSI
USB 2.0 host/function module
TPUa × 6 channels
MTU2a × 6 channels
POE2a
TMR × 2 channels (unit 0)
TMR × 2 channels (unit 1)
CMT × 2 channels (unit 0)
CMT × 2 channels (unit 1)
RTCe
12-bit A/D converter × 24 channels
Temperature sensor
12-bit D/A converter × 2 channels
DOC
Comparator B × 4 channels
CAC
BSC
External bus
Port 0
Port 1
Port 2
Port 3
Port 4
Port 5
Port A
Port B
Port C
Port D
Port E
Port H
Port J
MTU2a:
POE2a:
CMT:
RTCe:
DOC:
CAC:
CTSU:
SDHIa:
MPU:
TMR:
RSCAN:
LPT:
Multi-function timer pulse unit 2
Port output enable 2
Compare match timer
Realtime clock
Data operation circuit
Clock frequency accuracy measurement circuit
Capacitive touch sensing unit
SD host interface
Memory protection unit
8-bit timer
CAN module
Low power timer
Page 12 of 177