English
Language : 

MT9V112 Datasheet, PDF (21/58 Pages) Micron Technology – SOC VGA DIGITAL IMAGE SENSOR
PRELIMINARY
MT9V112
SOC VGA DIGITAL IMAGE SENSOR
Image Flow Processor Register Description
Configuration
The vast majority of IFP registers associate to one of
the IFP modules. These modules are identified in
Table 7 on page 14 and in Table 8 on page 17. Detailed
register descriptions follow in Table 9 and in Table 10
on page 28. A few registers create effects across a num-
ber of module functions. These include R240 page
map register (R/W); R6:1 0x106 operating mode con-
trol register (R/W); R8:1 0x108 output format control
register (R/W); the R62:2 0x23E gain types and CCM
threshold register—the gain threshold for CCM adjust-
ment (R/W).
Table 9: Colorpipe Register Description
REGISTER#
(HEX)
DESCRIPTION
R5:1—0x105 – Aperture Correction
Default
0x0003
Description Aperture correction scale factor used for sharpening.
Bit 3
Bits 2:0
Enables automatic sharpness reduction control (see R51:2 0x233).
Sharpening factor:
“000”—No sharpening.
“001”—25% sharpening.
“010”—50% sharpening.
“011”—75% sharpening.
“100”—100% sharpening.
“101”—125% sharpening.
“110”—150% sharpening.
“111”—200% sharpening.
R6:1—0x106 – Operating Mode Control (R/W)
Default
0x700E
Description This register specifies the operating mode of the IFP.
Bit 15
Enables manual white balance. User can set the base matrix and color channel gains. This bit must be
asserted and de-asserted with a frame in between to force new color correction settings to take effect.
Bit 14
Bit 13
Bit 12
Enables auto exposure.
Enables on-the-fly defect correction.
Reserved—obsolete. The user should write “0” to this bit.
Bit 11
Bit 10
Not used.
Enables lens shading correction.
1: Enables lens shading correction.
Bits 9:8
Bit 7
Reserved.
Enables flicker detection.
1: Enables automatic flicker detection.
Bit 6
Bit 5
Reserved for future expansion.
Reserved.
Bit 4
Bypasses color correction matrix.
1: Outputs “raw” color bypassing color correction.
0: Normal color processing.
Bits 3:2
Auto exposure back light compensation control.
“00”—Auto exposure sampling window is specified by R38:2 and R39:2 (“large window”).
“01”—Auto exposure sampling window is specified by R43:2 and R44:2 (“small window”).
“1X”—Auto exposure sampling window is specified by the weighted sum of the large window and the
small window, with the small window weighted four times more heavily.
09005aef8154a39d/09005aef8175e6cc
MT9V112_2.fm- Rev. A 1/05 EN
21
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2004 Micron Technology, Inc. All rights reserved.