PIC18F86K22-I Datasheet, PDF (99/550 Pages) Microchip Technology – 64/80-Pin, High-Performance, 1-Mbit Enhanced Flash Microcontrollers

PIC18F87K22 FAMILY
TABLE 6-2: PIC18F87K22 FAMILY REGISTER FILE SUMMARY (CONTINUED)
Address File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
FE6h
FE5h
FE4h
FE3h
FE2h
FE1h
FE0h
FDFh
FDEh
FDDh
FDCh
FDBh
FDAh
FD9h
FD8h
FD7h
FD6h
FD5h
FD4h
FD3h
FD2h
FD1h
FD0h
FCFh
FCEh
FCDh
FCCh
FCBh
FCAh
FC9h
FC8h
FC7h
FC6h
FC5h
FC4h
FC3h
FC2h
FC1h
FC0h
FBFh
FBEh
FBDh
FBCh
FBBh
FBAh
FB9h
FB8h
FB7h
Note 1:
2:
3:
POSTINC1 Uses contents of FSR1 to address data memory – value of FSR1 post-incremented (not a physical register)
POSTDEC1 Uses contents of FSR1 to address data memory – value of FSR1 post-decremented (not a physical register)
PREINC1
Uses contents of FSR1 to address data memory – value of FSR1 pre-incremented (not a physical register)
PLUSW1
Uses contents of FSR1 to address data memory – value of FSR1 pre-incremented (not a physical register) – value of
FSR1 offset by W
FSR1H
—
—
—
—
Indirect Data Memory Address Pointer 1 High
FSR1L
Indirect Data Memory Address Pointer 1 Low Byte
BSR
—
—
—
—
Bank Select Register
INDF2
Uses contents of FSR2 to address data memory – value of FSR2 not changed (not a physical register)
POSTINC2 Uses contents of FSR2 to address data memory – value of FSR2 post-incremented (not a physical register)
POSTDEC2 Uses contents of FSR2 to address data memory – value of FSR2 post-decremented (not a physical register)
PREINC2
Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register)
PLUSW2
Uses contents of FSR2 to address data memory – value of FSR2 pre-incremented (not a physical register) – value of
FSR2 offset by W
FSR2H
—
—
—
—
Indirect Data Memory Address Pointer 2 High
FSR2L
Indirect Data Memory Address Pointer 2 Low Byte
STATUS
—
—
—
N
OV
Z
DC
C
TMR0H
Timer0 Register High Byte
TMR0L
Timer0 Register Low Byte
T0CON
TMR0ON
T08BIT
T0CS
T0SE
PSA
TOPS2
TOPS1
TOPS0
SPBRGH1 USART1 Baud Rate Generator High Byte
OSCCON
IDLEN
IRCF2
IRCF1
IRCF0
OSTS
HFIOFS
SCS1
SCS0
IPR5
TMR7GIP⁽³⁾ TMR12IP⁽³⁾ TMR10IP⁽³⁾ TMR8IP TMR7IP⁽³⁾ TMR6IP
TMR5IP
TMR4IP
WDTCON
REGSLP
—
ULPLVL
SRETEN
—
ULPEN
ULPSINK SWDTEN
RCON
IPEN
SBOREN
CM
RI
TO
PD
POR
BOR
TMR1H
Timer1 Register High Byte
TMR1L
Timer1 Register Low Byte
T1CON
TMR1CS1 TMR1CS0 T1CKPS1 T1CKPS0 SOSCEN T1SYNC
RD16
TMR1ON
TMR2
Timer2 Register
PR2
Timer2 Period Register
T2CON
—
T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0
SSP1BUF
SSP1ADD
MSSP Receive Buffer/Transmit Register
MSSP Address Register in I²C™ Slave Mode. SSP1 Baud Rate Reload Register in I²C Master Mode.
SSP1STAT
SMP
CKE
D/A
P
S
R/W
UA
BF
SSP1CON1
WCOL
SSPOV
SSPEN
CKP
SSPM3
SSPM2
SSPM1
SSPM0
SSP1CON2
GCEN
ACKSTAT ACKDT
ACKEN
RCEN
PEN
RSEN
SEN
ADRESH
A/D Result Register High Byte
ADRESL
A/D Result Register Low Byte
ADCON0
—
CHS4
CHS3
CHS2
CHS1
CHS0
GO/DONE
ADON
ADCON1
TRIGSEL1 TRIGSEL0 VCFG1
VCFG0
VNCFG
CHSN2
CHSN1
CHSN0
ADCON2
ADFM
—
ACQT2
ACQT1
ACQT0
ADCS2
ADCS1
ADCS0
ECCP1AS
ECCP1ASE ECCP1AS2 ECCP1AS1 ECCP1AS0 PSS1AC1 PSS1AC0 PSS1BD1 PSS1BD0
ECCP1DEL
P1RSEN
P1DC6
P1DC5
P1DC4
P1DC3
P1DC2
P1DC1
P1DC0
CCPR1H
Capture/Compare/PWM Register1 High Byte
CCPR1L
Capture/Compare/PWM Register1 Low Byte
CCP1CON
P1M1
P1M0
DC1B1
DC1B0
CCP1M3 CCP1M2 CCP1M1 CCP1M0
PIR5
PIE5
TMR7GIF⁽³⁾ TMR12IF⁽³⁾ TMR10IF⁽³⁾
TMR7GIE⁽³⁾ TMR12IE⁽³⁾ TMR10IE⁽³⁾
TMR8IF
TMR8IE
TMR7IF⁽³⁾
TMR7IE⁽³⁾
TMR6IF
TMR6IE
TMR5IF
TMR5IE
TMR4IF
TMR4IE
IPR4
PIR4
CCP10IP⁽³⁾
CCP10IF⁽³⁾
CCP9IP⁽³⁾
CCP9IF⁽³⁾
CCP8IP
CCP8IF
CCP7IP
CCP7IF
CCP6IP
CCP6IF
CCP5IP
CCP5IF
CCP4IP
CCP4IF
CCP3IP
CCP3IF
This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.
Unimplemented on 64-pin devices (PIC18F6XK22), read as ‘0’.
Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22).
---- ----
---- ----
---- ----
---- ----
---- xxxx
xxxx xxxx
---- 0000
---- ----
---- ----
---- ----
---- ----
---- ----
---- xxxx
xxxx xxxx
---x xxxx
0000 0000
xxxx xxxx
1111 1111
0000 0000
0110 q000
1111 1111
0-x0 -000
0111 11qq
xxxx xxxx
xxxx xxxx
0000 0000
0000 0000
1111 1111
-000 0000
xxxx xxxx
0000 0000
0000 0000
0000 0000
0000 0000
xxxx xxxx
xxxx xxxx
-000 0000
0000 0000
0-00 0000
0000 0000
0000 0000
xxxx xxxx
xxxx xxxx
0000 0000
0000 0000
0000 0000
1111 1111
0000 0000
 2009-2011 Microchip Technology Inc.
DS39960D-page 99