English
Language : 

PIC18F2450_08 Datasheet, PDF (150/324 Pages) Microchip Technology – 28/40/44-Pin, High-Performance, 12 MIPS, Enhanced Flash, USB Microcontrollers with nanoWatt Technology
PIC18F2450/4450
14.5.4 USB ERROR INTERRUPT ENABLE
REGISTER (UEIE)
The USB Error Interrupt Enable register (Register 14-10)
contains the enable bits for each of the USB error
interrupt sources. Setting any of these bits will enable the
respective error interrupt source in the UEIR register to
propagate into the UERR bit at the top level of the
interrupt logic.
As with the UIE register, the enable bits only affect the
propagation of an interrupt condition to the
microcontroller’s interrupt logic. The flag bits are still
set by their interrupt conditions, allowing them to be
polled and serviced without actually generating an
interrupt.
REGISTER 14-10: UEIE: USB ERROR INTERRUPT ENABLE REGISTER
R/W-0
U-0
BTSEE
—
bit 7
U-0
R/W-0
R/W-0
R/W-0
—
BTOEE DFN8EE CRC16EE
R/W-0
CRC5EE
R/W-0
PIDEE
bit 0
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
bit 6-5
bit 4
bit 3
bit 2
bit 1
bit 0
BTSEE: Bit Stuff Error Interrupt Enable bit
1 = Bit stuff error interrupt enabled
0 = Bit stuff error interrupt disabled
Unimplemented: Read as ‘0’
BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
1 = Bus turnaround time-out error interrupt enabled
0 = Bus turnaround time-out error interrupt disabled
DFN8EE: Data Field Size Error Interrupt Enable bit
1 = Data field size error interrupt enabled
0 = Data field size error interrupt disabled
CRC16EE: CRC16 Failure Interrupt Enable bit
1 = CRC16 failure interrupt enabled
0 = CRC16 failure interrupt disabled
CRC5EE: CRC5 Host Error Interrupt Enable bit
1 = CRC5 host error interrupt enabled
0 = CRC5 host error interrupt disabled
PIDEE: PID Check Failure Interrupt Enable bit
1 = PID check failure interrupt enabled
0 = PID check failure interrupt disabled
DS39760D-page 148
© 2008 Microchip Technology Inc.