MV78100 Datasheet, PDF (75/124 Pages) –

Electrical Specifications
9.6.3
Media Independent Interface (MII) AC Timing
9.6.3.1
MII AC Timing Table
Table 33: MII AC Timing Table
De s cr iption
Data input setup relative to RX_CLK rising edge
Data input hold relative to RX_CLK rising edge
Data output delay relative to MII_TX_CLK rising edge
Sym bol Min
tSU
8.0
tHD
8.0
tOV
0.0
M ax
-
-
20.0
Units
ns
ns
ns
Note s
-
-
1
Note s :
General comment: All values w ere measured from VIL(max) to VIH(min), unless otherw ise specified.
1. For all signals, the load is CL = 5 pF.
9.6.3.2
MII Test Circuit
Figure 10: MII Test Circuit
Test Point
CL
9.6.3.3
MII AC Timing Diagrams
Figure 11: MII Output Delay AC Timing Diagram
MII_TX_CLK
TXD, TX_EN, TX_ER
TOV
Vih(min)
Vil(max)
Vih(min)
Vil(max)
Copyright © 2008 Marvell
December 6, 2008, Preliminary
Document Classification: Proprietary Information
MV-S104552-U0 Rev. D
Page 75