English
Language : 

GS4911B_09 Datasheet, PDF (11/119 Pages) Gennum Corporation – HD/SD/Graphics Clock and Timing Generator with GENLOCK
Table 1-1: Pin Descriptions (Continued)
Pin
Number
9
Name
CORE_GND
10
ANALOG_VDD
11, 20, 63
12
NC
ANALOG_GND
13
AUD_PLL_GND
(GS4911B only)
ANALOG_GND
(GS4910B only)
14
AUD_PLL_VDD
(GS4911B only)
ANALOG_GND
(GS4910B only)
15
10FID
16
HSYNC
Timing
Type Description
–
Power
Supply
–
Power
Supply
–
–
–
Power
Supply
–
Power
Supply
–
Power
Supply
–
Power
Supply
–
Power
Supply
Non
Input
Synchronous
Non
Input
Synchronous
Ground connection for core and I/O. Solder to the ground plane of
the application board.
NOTE: The CORE_GND pin should be soldered to the same main
ground plane as the exposed ground pad on the bottom of the
device.
Most positive power supply connection for the analog input block.
Connect to +1.8V DC.
Do not connect.
Ground connection for the analog input block. Connect to GND.
Ground connection for the audio clock synthesis internal block.
Connect to GND.
Ground connection for the analog input block. Connect to GND.
Most positive power supply connection for the audio clock synthesis
internal block. Connect to +1.8V DC.
Ground connection for the analog input block. Connect to GND.
REFERENCE SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
The 10FID external reference signal is applied to this pin by the
application layer. 10FID defines the field in which the video and
audio clock phase relationship is defined according to SMPTE
318-M. It is also used to define a 3:2 video cadence.
NOTE: If the input reference format does not include a 10 Field ID
signal, this pin should be held LOW. See Section 3.4.2 on page 44.
REFERENCE SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
The HSYNC external reference signal is applied to this pin by the
application layer. When the GS4911B/GS4910B is operating in
Genlock mode, the device senses the polarity of the HSYNC input
automatically, and references to the leading edge.
If the user wishes to select one of the pre-programmed video and/or
timing output signals provided by the device, then this signal must
adhere to one of the 36 defined video or 16 different graphics
display standards supported by the device. In this mode of
operation, the HSYNC input provides a horizontal scanning
reference signal.
The HSYNC signal may have analog timing, such as from a sync
separator, or may be digital such as from an SDI deserializer.
Section 1.4 on page 20 describes the 36 video formats and 16
graphic formats recognized by the GS4911B/GS4910B.
GS4911B/GS4910B HD/SD/Graphics Clock and Timing
Generator with GENLOCK
Data Sheet
36655 - 5
June 2009
11 of 119