MB81F643242C Datasheet, PDF (36/56 Pages) Fujitsu Component Limited. – 4 X 512 K X 32 BIT SYNCHRONOUS DYNAMIC RAM

MB81F643242C-60/-70/-10 Advanced Info (AE0.1E)
TIMING DIAGRAM – 3 : COLUMN ADDRESS TO COLUMN ADDRESS INPUT DELAY
CLK
RAS
CAS
tRCD (min)
ICCD
(1 clock)
ICCD
ICCD
ICCD
Address
ROW
ADDRESS
COLUMN
ADDRESS
COLUMN
ADDRESS
COLUMN
ADDRESS
COLUMN
ADDRESS
COLUMN
ADDRESS
Note: CAS to CAS delay can be one or more clock period.
TIMING DIAGRAM – 4 : DIFFERENT BANK ADDRESS INPUT DELAY
CLK
RAS
CAS
Address
tRRD (min)
tRCD (min) or more
ICBD
(1 clock)
ICBD
ROW
ADDRESS
tRCD (min)
ROW
ADDRESS
COLUMN
ADDRESS
COLUMN
ADDRESS
COLUMN
ADDRESS
COLUMN
ADDRESS
BA0, BA1
Bank 0
Bank 3
Note: CAS Bank delay can be one or more clock period.
Bank 0
Bank 3
Bank 0
Bank 3
36