MB81F643242C Datasheet, PDF (33/56 Pages) Fujitsu Component Limited. – 4 X 512 K X 32 BIT SYNCHRONOUS DYNAMIC RAM

MB81F643242C-60/-70/-10 Advanced Info (AE0.1E)
Fig. 5 – TIMING DIAGRAM, SETUP, HOLD AND DELAY TIME
CLK
2.4 V
0.4 V
1.4 V
tSI
Input
(Control,
Addr. & Data)
tCK
tCH
tCL
tHI
1.4 V
tAC
tLZ
2.4 V
0.4 V
Output
2.4 V
0.4 V
1.4 V
Note: Reference level of input signal is 1.4 V for LVTTL.
Access time is measured at 1.4 V for LVTTL.
tHZ
tOH
Fig. 6 – TIMING DIAGRAM, DELAY TIME FOR POWER DOWN EXIT
CLK
Don’t Care
CKE
tCKSP (min)
1 clock (min)
Command
Don’t Care
NOP
NOP
ACTV
33